Test Date: 2015-07-30 09:25
Analysis date: 2015-10-28 15:33
Logfile
LogfileView
[10:51:02.308] INFO: *** Welcome to pxar ***
[10:51:02.308] INFO: *** Today: 2015/07/31
[10:51:02.308] INFO: readRocDacs: /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C0.dat .. /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C15.dat
[10:51:02.309] INFO: readTbmDacs: /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//tbmParameters_C0a.dat .. /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//tbmParameters_C0b.dat
[10:51:02.309] INFO: readMaskFile: /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//defaultMaskFile.dat
[10:51:02.309] INFO: readTrimFile: /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters_C0.dat .. /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters_C15.dat
[10:51:02.369] INFO: clk: 4
[10:51:02.369] INFO: ctr: 4
[10:51:02.369] INFO: sda: 19
[10:51:02.369] INFO: tin: 9
[10:51:02.369] INFO: level: 15
[10:51:02.369] INFO: triggerdelay: 0
[10:51:02.369] QUIET: Instanciating API for pxar v2.2.5+67~g3b1c276
[10:51:02.369] INFO: Log level: DEBUG
[10:51:02.377] INFO: Found DTB DTB_WV7UX2
[10:51:02.390] QUIET: Connection to board DTB_WV7UX2 opened.
[10:51:02.393] INFO: DTB startup information
--- DTB info------------------------------------------
Board id: 105
HW version: DTB1.2
FW version: 4.2
SW version: 4.2
USB id: DTB_WV7UX2
MAC address: 40D855118069
Hostname: pixelDTB105
Comment: with CMOS buffer
------------------------------------------------------
[10:51:02.396] INFO: RPC call hashes of host and DTB match: 447413373
[10:51:03.926] INFO: DUT info:
[10:51:03.926] INFO: The DUT currently contains the following objects:
[10:51:03.926] INFO: 2 TBM Cores tbm08c (2 ON)
[10:51:03.926] INFO: TBM Core alpha (0): 7 registers set
[10:51:03.926] INFO: TBM Core beta (1): 7 registers set
[10:51:03.926] INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:51:03.926] INFO: ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.926] INFO: ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.926] INFO: ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.926] INFO: ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.926] INFO: ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.926] INFO: ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] INFO: ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> dumpall: checkbox(0)
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> dumpproblematic: checkbox(0)
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 5
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> vcals: 250
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> vcals: 222
[10:51:03.927] DEBUG: <PixTestParameters.cc/dump:L107> plwidth: 35
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> pix: 11,20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> targetia: 24
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dumpall: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dumpproblematic: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 5
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> vcals: 250
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> phmap: checkbox
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac1: caldel
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac1lo: 0
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac1hi: 255
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac2: vthrcomp
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac2lo: 0
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac2hi: 255
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> pix: 11,20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> phmap: checkbox(1)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> allpixels: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> unmasked: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dac: vcal
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> daclo: 0
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dachi: 255
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> pix: 11,20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> showfits: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> extended: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dumphists: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> vcalstep: 10
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> measure: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> fit: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> save: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> pix: 11,20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> maskhotpixels: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> savemaskfile: checkbox(0)
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> maskfilename: default
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> caldelscan: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> xpixelalive: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 50
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> vcal: 200
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> xnoisemaps: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> daclo: 0
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dachi: 100
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> dacs/step: 20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> rundaq: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> trgfrequency(khz): 20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> runseconds: 2
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> triggerdelay: 20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> delaytbm: checkbox
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> filltree: checkbox
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> port: /dev/FIXME
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> voltagestart: 0
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> voltagestop: 600
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> voltagestep: 5
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> delay: 1
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> compliance(ua): 100
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> safetymarginlow: 20
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> saturationvcal: 100
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> quantilesaturation: 0.98
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> vcal: 200
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> alivetest: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> masktest: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> addressdecodingtest: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> programroc: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> targetia: 24
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> setvana: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> iterations: 100
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> settimings: button
[10:51:03.928] DEBUG: <PixTestParameters.cc/dump:L107> findworkingpixel: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> setvthrcompcaldel: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> pix: 11,20
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> vcal: 250
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> deltavthrcomp: 50
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> fraccaldel: 0.5
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 5
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> savedacs: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> calibratevd: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> calibrateva: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> calibrateia: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> readbackvbg: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> getcalibratedvbg: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> usecalvd: checkbox(1)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> usecalva: checkbox(0)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> setvana: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> adjustvcal: checkbox(1)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> dumpall: checkbox(0)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> dumpproblematic: checkbox(0)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> dumpoutputfile: checkbox(0)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 50
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> dac: VthrComp
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> daclo: 0
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> dachi: 200
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> dacs/step: 10
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> scurves: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> fastscan: checkbox(0)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> targetclk: 4
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> clocksdascan: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> phasescan: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> levelscan: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> tbmphasescan: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> rocdelayscan: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> timingtest: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> saveparameters: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> trim: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> ntrig: 10
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> vcal: 35
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> trimbits: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> maskhotpixels: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> savemaskfile: checkbox(0)
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> maskfilename: default
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> source: Ag
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> phrun: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> runseconds: 100
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> trgfrequency(khz): 100
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> ratescan: button
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> vthrcompmin: 10
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> vthrcompmax: 80
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> stepseconds: 5
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> delaytbm: checkbox
[10:51:03.929] DEBUG: <PixTestParameters.cc/dump:L107> filltree: checkbox
[10:51:03.929] DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32477184
[10:51:03.929] DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xb17160
[10:51:03.929] DEBUG: <PixSetup.cc/init:L88> fConfigParameters = 0xa7c9c0
[10:51:03.929] DEBUG: <PixSetup.cc/init:L89> fPxarMemory = 0x7f309dd94010
[10:51:03.929] DEBUG: <PixSetup.cc/init:L90> fPxarMemHi = 0x7f30a3fff510
[10:51:03.929] DEBUG: <PixSetup.cc/init:L106> PixSetup init done; getCurrentRSS() = 32538624 fPxarMemory = 0x7f309dd94010
[10:51:03.929] DEBUG: <PixTestFactory.cc/PixTestFactory:L52> PixTestFactory::PixTestFactory()
[10:51:04.336] INFO: enter 'restricted' command line mode
[10:51:04.336] INFO: enter test to run
[10:51:04.336] INFO: test: Pretest no parameter change
[10:51:04.336] INFO: running: pretest
[10:51:04.341] INFO: ######################################################################
[10:51:04.341] INFO: PixTestPretest::doTest()
[10:51:04.341] INFO: ######################################################################
[10:51:04.343] INFO: ----------------------------------------------------------------------
[10:51:04.343] INFO: PixTestPretest::programROC()
[10:51:04.343] INFO: ----------------------------------------------------------------------
[10:51:22.365] INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:51:22.365] INFO: IA differences per ROC: 17.7 18.5 18.5 16.9 19.3 17.7 17.7 19.3 16.9 20.9 20.9 16.9 17.7 18.5 20.1 18.5
[10:51:22.455] INFO: ----------------------------------------------------------------------
[10:51:22.455] INFO: PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:51:22.455] INFO: ----------------------------------------------------------------------
[10:51:22.558] DEBUG: <PixTestPretest.cc/setVana:L254> offset current from other 15 ROCs is 70.0312 mA
[10:51:22.660] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 0 iter 0 Vana 78 Ia 23.1688 mA
[10:51:22.761] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 0 iter 1 Vana 83 Ia 23.9688 mA
[10:51:22.862] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[10:51:22.963] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 1 iter 1 Vana 83 Ia 24.7687 mA
[10:51:23.064] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 1 iter 2 Vana 79 Ia 23.9688 mA
[10:51:23.166] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[10:51:23.266] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 2 iter 1 Vana 83 Ia 24.7687 mA
[10:51:23.367] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 2 iter 2 Vana 79 Ia 23.1688 mA
[10:51:23.468] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 2 iter 3 Vana 84 Ia 24.7687 mA
[10:51:23.568] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 2 iter 4 Vana 80 Ia 23.9688 mA
[10:51:23.670] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 3 iter 0 Vana 78 Ia 21.5687 mA
[10:51:23.771] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 3 iter 1 Vana 93 Ia 23.9688 mA
[10:51:23.872] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[10:51:23.974] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 5 iter 0 Vana 78 Ia 22.3687 mA
[10:51:24.075] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 5 iter 1 Vana 88 Ia 24.7687 mA
[10:51:24.175] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 5 iter 2 Vana 84 Ia 23.9688 mA
[10:51:24.277] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 6 iter 0 Vana 78 Ia 22.3687 mA
[10:51:24.377] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 6 iter 1 Vana 88 Ia 24.7687 mA
[10:51:24.478] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 6 iter 2 Vana 84 Ia 23.9688 mA
[10:51:24.580] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[10:51:24.681] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 8 iter 0 Vana 78 Ia 21.5687 mA
[10:51:24.782] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 8 iter 1 Vana 93 Ia 24.7687 mA
[10:51:24.883] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 8 iter 2 Vana 89 Ia 23.9688 mA
[10:51:24.985] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 9 iter 0 Vana 78 Ia 25.5688 mA
[10:51:25.086] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 9 iter 1 Vana 70 Ia 23.9688 mA
[10:51:25.187] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 10 iter 0 Vana 78 Ia 25.5688 mA
[10:51:25.288] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 10 iter 1 Vana 70 Ia 23.9688 mA
[10:51:25.389] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 11 iter 0 Vana 78 Ia 22.3687 mA
[10:51:25.490] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 11 iter 1 Vana 88 Ia 23.9688 mA
[10:51:25.591] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 12 iter 0 Vana 78 Ia 23.1688 mA
[10:51:25.692] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 12 iter 1 Vana 83 Ia 23.9688 mA
[10:51:25.793] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 13 iter 0 Vana 78 Ia 23.1688 mA
[10:51:25.894] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 13 iter 1 Vana 83 Ia 23.9688 mA
[10:51:25.996] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 14 iter 0 Vana 78 Ia 24.7687 mA
[10:51:26.096] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 14 iter 1 Vana 74 Ia 23.9688 mA
[10:51:26.198] DEBUG: <PixTestPretest.cc/setVana:L280> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[10:51:26.299] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 15 iter 1 Vana 83 Ia 24.7687 mA
[10:51:26.399] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 15 iter 2 Vana 79 Ia 23.1688 mA
[10:51:26.500] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 15 iter 3 Vana 84 Ia 24.7687 mA
[10:51:26.600] DEBUG: <PixTestPretest.cc/setVana:L312> ROC 15 iter 4 Vana 80 Ia 23.9688 mA
[10:51:26.645] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 0 Vana 83
[10:51:26.645] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 1 Vana 79
[10:51:26.645] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 2 Vana 80
[10:51:26.645] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 3 Vana 93
[10:51:26.646] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 4 Vana 78
[10:51:26.646] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 5 Vana 84
[10:51:26.646] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 6 Vana 84
[10:51:26.646] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 7 Vana 78
[10:51:26.646] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 8 Vana 89
[10:51:26.647] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 9 Vana 70
[10:51:26.647] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 10 Vana 70
[10:51:26.647] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 11 Vana 88
[10:51:26.647] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 12 Vana 83
[10:51:26.647] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 13 Vana 83
[10:51:26.648] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 14 Vana 74
[10:51:26.648] DEBUG: <PixTestPretest.cc/setVana:L343> ROC 15 Vana 80
[10:51:26.750] INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[10:51:26.752] INFO: ----------------------------------------------------------------------
[10:51:26.752] INFO: PixTestPreTest::setTimings()
[10:51:26.752] INFO: ----------------------------------------------------------------------
[10:51:26.752] DEBUG: <PixTestPretest.cc/setTimings:L392> Testing Timing: Attempt #1
[10:51:27.717] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:27.718] INFO: Decoding statistics:
[10:51:27.718] INFO: General information:
[10:51:27.718] INFO: 16bit words read: 120
[10:51:27.718] INFO: valid events total: 10
[10:51:27.718] INFO: empty events: 10
[10:51:27.718] INFO: valid events with pixels: 0
[10:51:27.718] INFO: valid pixel hits: 0
[10:51:27.718] INFO: Event errors: 0
[10:51:27.718] INFO: start marker: 0
[10:51:27.718] INFO: stop marker: 0
[10:51:27.718] INFO: overflow: 0
[10:51:27.718] INFO: invalid 5bit words: 0
[10:51:27.718] INFO: invalid XOR eye diagram: 0
[10:51:27.718] INFO: TBM errors: 0
[10:51:27.718] INFO: flawed TBM headers: 0
[10:51:27.718] INFO: flawed TBM trailers: 0
[10:51:27.718] INFO: event ID mismatches: 0
[10:51:27.718] INFO: ROC errors: 0
[10:51:27.718] INFO: missing ROC header(s): 0
[10:51:27.718] INFO: misplaced readback start: 0
[10:51:27.718] INFO: Pixel decoding errors: 0
[10:51:27.718] INFO: pixel data incomplete: 0
[10:51:27.718] INFO: pixel address: 0
[10:51:27.718] INFO: pulse height fill bit: 0
[10:51:27.718] INFO: buffer corruption: 0
[10:51:27.718] INFO: ----------------------------------------------------------------------
[10:51:27.718] INFO: Default timings are good. No timing scan needed.
[10:51:27.718] INFO: ----------------------------------------------------------------------
[10:51:27.718] INFO: Test took 966 ms.
[10:51:27.718] INFO: PixTestPretest::setTimings() done.
[10:51:27.910] INFO: ----------------------------------------------------------------------
[10:51:27.910] INFO: PixTestPretest::findWorkingPixel()
[10:51:27.910] INFO: ----------------------------------------------------------------------
[10:51:35.083] INFO: Test took 7170ms.
[10:51:35.314] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C0 OK, with vthrComp = 71 and Delta(CalDel) = 57
[10:51:35.316] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 64
[10:51:35.319] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C2 OK, with vthrComp = 79 and Delta(CalDel) = 62
[10:51:35.321] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 59
[10:51:35.323] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C4 OK, with vthrComp = 107 and Delta(CalDel) = 58
[10:51:35.325] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 59
[10:51:35.328] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 60
[10:51:35.330] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C7 OK, with vthrComp = 119 and Delta(CalDel) = 62
[10:51:35.332] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 60
[10:51:35.335] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 57
[10:51:35.337] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C10 OK, with vthrComp = 79 and Delta(CalDel) = 60
[10:51:35.339] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C11 OK, with vthrComp = 67 and Delta(CalDel) = 68
[10:51:35.341] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 62
[10:51:35.344] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C13 OK, with vthrComp = 81 and Delta(CalDel) = 59
[10:51:35.346] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[10:51:35.348] DEBUG: <PixTestPretest.cc/findWorkingPixel:L1051> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 62
[10:51:35.372] INFO: Found working pixel in all ROCs: col/row = 12/22
[10:51:35.421] INFO: ----------------------------------------------------------------------
[10:51:35.421] INFO: PixTestPretest::setVthrCompCalDel()
[10:51:35.421] INFO: ----------------------------------------------------------------------
[10:51:42.636] INFO: Test took 7209ms.
[10:51:42.690] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 116 +/- 29
[10:51:42.864] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 144 +/- 32
[10:51:42.867] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 143 +/- 31
[10:51:42.869] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 128 +/- 30.5
[10:51:42.871] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 111 +/- 30.5
[10:51:42.874] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 109 +/- 29.5
[10:51:42.876] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 127 +/- 29.5
[10:51:42.878] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 123 +/- 30.5
[10:51:42.881] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 122 +/- 30
[10:51:42.883] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 106 +/- 27
[10:51:42.885] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 143 +/- 31.5
[10:51:42.887] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 165 +/- 33
[10:51:42.890] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 142 +/- 31.5
[10:51:42.892] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 126 +/- 29
[10:51:42.894] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 132 +/- 30
[10:51:42.897] DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L580> CalDel: 139 +/- 30.5
[10:51:42.949] INFO: PixTestPretest::setVthrCompCalDel() done
[10:51:42.949] INFO: CalDel: 116 144 143 128 111 109 127 123 122 106 143 165 142 126 132 139
[10:51:42.949] INFO: VthrComp: 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51
[10:51:42.952] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C0.dat
[10:51:42.952] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C1.dat
[10:51:42.952] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C2.dat
[10:51:42.952] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C3.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C4.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C5.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C6.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C7.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C8.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C9.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C10.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C11.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C12.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C13.dat
[10:51:42.953] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C14.dat
[10:51:42.954] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters_C15.dat
[10:51:42.954] INFO: PixTestPretest::doTest() done, duration: 38 seconds
[10:51:42.954] DEBUG: <PixTestPretest.cc/~PixTestPretest:L134> PixTestPretest dtor
[10:51:43.031] INFO: enter test to run
[10:51:43.031] INFO: test: Fulltest no parameter change
[10:51:43.031] INFO: running: fulltest
[10:51:43.031] DEBUG: <PixTestFullTest.cc/init:L49> PixTestFullTest::init()
[10:51:43.031] DEBUG: <PixTestFullTest.cc/PixTestFullTest:L20> PixTestFullTest ctor(PixSetup &a, string, TGTab *)
[10:51:43.031] INFO: ######################################################################
[10:51:43.031] INFO: PixTestFullTest::doTest()
[10:51:43.031] INFO: ######################################################################
[10:51:43.031] DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:51:43.031] DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:51:43.032] INFO: ######################################################################
[10:51:43.032] INFO: PixTestAlive::doTest()
[10:51:43.032] INFO: ######################################################################
[10:51:43.034] INFO: ----------------------------------------------------------------------
[10:51:43.034] INFO: PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:51:43.034] INFO: ----------------------------------------------------------------------
[10:51:43.036] DEBUG: <PixTest.cc/efficiencyMaps:L328> attempt #0
[10:51:46.762] INFO: Test took 3726ms.
[10:51:46.781] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:46.781] DEBUG: <PixTest.cc/efficiencyMaps:L339> eff result size = 66544
[10:51:46.781] DEBUG: <PixTest.cc/efficiencyMaps:L344> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:51:47.021] INFO: PixTestAlive::aliveTest() done
[10:51:47.021] INFO: number of dead pixels (per ROC): 1 0 0 1 0 0 0 2 2 1 0 1 0 0 5 3
[10:51:47.021] DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels: 1 0 0 1 0 0 0 2 2 1 0 1 0 0 5 3
[10:51:47.023] INFO: ----------------------------------------------------------------------
[10:51:47.023] INFO: PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:51:47.023] INFO: ----------------------------------------------------------------------
[10:51:47.025] DEBUG: <PixTest.cc/efficiencyMaps:L328> attempt #0
[10:51:49.694] INFO: Test took 2669ms.
[10:51:49.696] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:49.696] DEBUG: <PixTest.cc/efficiencyMaps:L339> eff result size = 0
[10:51:49.696] DEBUG: <PixTest.cc/efficiencyMaps:L344> Create hists MaskTest_C0 .. MaskTest_C15
[10:51:49.696] INFO: mask vs. old pixelAlive PixelAlive_C0_V0 .. PixelAlive_C15_V0
[10:51:49.937] INFO: PixTestAlive::maskTest() done
[10:51:49.937] INFO: number of mask-defect pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[10:51:49.938] INFO: ----------------------------------------------------------------------
[10:51:49.938] INFO: PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:51:49.938] INFO: ----------------------------------------------------------------------
[10:51:49.940] DEBUG: <PixTest.cc/efficiencyMaps:L328> attempt #0
[10:51:53.653] INFO: Test took 3712ms.
[10:51:53.672] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:53.672] DEBUG: <PixTest.cc/efficiencyMaps:L339> eff result size = 66544
[10:51:53.672] DEBUG: <PixTest.cc/efficiencyMaps:L344> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:51:53.914] INFO: PixTestAlive::addressDecodingTest() done
[10:51:53.914] INFO: number of address-decoding pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[10:51:53.914] INFO: PixTestAlive::doTest() done, duration: 10 seconds
[10:51:53.914] DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:51:53.920] DEBUG: <PixTestBBMap.cc/init:L79> PixTestBBMap::init()
[10:51:53.920] DEBUG: <PixTestBBMap.cc/PixTestBBMap:L27> PixTestBBMap ctor(PixSetup &a, string, TGTab *)
[10:51:53.922] INFO: ######################################################################
[10:51:53.922] INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:51:53.922] INFO: ######################################################################
[10:51:53.927] INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (30) hits flags = 2 (plus default)
[10:51:53.941] INFO: dacScan step from 0 .. 29
[10:51:53.941] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:52:11.888] INFO: Test took 17947ms.
[10:52:11.924] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:11.924] INFO: dacScan step from 30 .. 59
[10:52:11.924] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:52:31.572] INFO: Test took 19648ms.
[10:52:31.698] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:31.718] INFO: dacScan step from 60 .. 89
[10:52:31.718] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:52:56.019] INFO: Test took 24301ms.
[10:52:56.279] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:56.366] INFO: dacScan step from 90 .. 119
[10:52:56.366] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:53:21.047] INFO: Test took 24681ms.
[10:53:21.299] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:21.393] INFO: dacScan step from 120 .. 149
[10:53:21.393] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:53:44.541] INFO: Test took 23148ms.
[10:53:44.740] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:44.775] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[10:53:46.059] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[10:53:47.268] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[10:53:48.445] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[10:53:49.691] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[10:53:50.990] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[10:53:52.258] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[10:53:53.583] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[10:53:54.899] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[10:53:56.113] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[10:53:57.374] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[10:53:58.613] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[10:53:59.808] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[10:54:01.155] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[10:54:02.676] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[10:54:04.042] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[10:54:05.688] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 266551296
[10:54:05.740] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C0_V0
[10:54:05.741] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 89 (obtained for minval = 0) start: 89 .. 109 last peak: 53.6028 last sigma: 5.5453 lcuts[0] = 70.2387 lcuts[1] = 109.056
[10:54:05.741] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C1_V0
[10:54:05.741] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 86 (obtained for minval = 0) start: 86 .. 106 last peak: 51.1847 last sigma: 5.49174 lcuts[0] = 67.66 lcuts[1] = 106.102
[10:54:05.742] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C2_V0
[10:54:05.742] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 81 (obtained for minval = 0) start: 79 .. 95 last peak: 50.14 last sigma: 4.5761 lcuts[0] = 63.8683 lcuts[1] = 95.901
[10:54:05.742] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C3_V0
[10:54:05.742] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 98 (obtained for minval = 0) start: 98 .. 120 last peak: 59.0835 last sigma: 6.13711 lcuts[0] = 77.4948 lcuts[1] = 120.455
[10:54:05.743] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C4_V0
[10:54:05.743] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 105 (obtained for minval = 0) start: 105 .. 130 last peak: 59.5495 last sigma: 7.07236 lcuts[0] = 80.7666 lcuts[1] = 130.273
[10:54:05.743] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C5_V0
[10:54:05.744] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 90 (obtained for minval = 0) start: 90 .. 111 last peak: 50.6245 last sigma: 6.06979 lcuts[0] = 68.8339 lcuts[1] = 111.322
[10:54:05.744] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C6_V0
[10:54:05.744] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 103 (obtained for minval = 0) start: 103 .. 127 last peak: 56.8516 last sigma: 7.11107 lcuts[0] = 78.1848 lcuts[1] = 127.962
[10:54:05.745] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C7_V0
[10:54:05.745] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 106 (obtained for minval = 0) start: 106 .. 130 last peak: 60.6181 last sigma: 7.02036 lcuts[0] = 81.6792 lcuts[1] = 130.822
[10:54:05.745] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C8_V0
[10:54:05.746] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 78 (obtained for minval = 0) start: 78 .. 95 last peak: 46.1962 last sigma: 4.92472 lcuts[0] = 60.9703 lcuts[1] = 95.4434
[10:54:05.746] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C9_V0
[10:54:05.746] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 89 (obtained for minval = 0) start: 89 .. 109 last peak: 51.2451 last sigma: 5.82563 lcuts[0] = 68.722 lcuts[1] = 109.501
[10:54:05.747] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C10_V0
[10:54:05.747] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 87 (obtained for minval = 0) start: 87 .. 106 last peak: 51.3619 last sigma: 5.52095 lcuts[0] = 67.9248 lcuts[1] = 106.571
[10:54:05.747] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C11_V0
[10:54:05.748] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 80 (obtained for minval = 0) start: 79 .. 96 last peak: 48.4976 last sigma: 4.78001 lcuts[0] = 62.8376 lcuts[1] = 96.2977
[10:54:05.748] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C12_V0
[10:54:05.748] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 85 (obtained for minval = 0) start: 85 .. 102 last peak: 51.9066 last sigma: 5.10785 lcuts[0] = 67.2302 lcuts[1] = 102.985
[10:54:05.749] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C13_V0
[10:54:05.749] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 93 (obtained for minval = 0) start: 93 .. 114 last peak: 55.5757 last sigma: 5.85467 lcuts[0] = 73.1397 lcuts[1] = 114.122
[10:54:05.749] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C14_V0
[10:54:05.750] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 91 (obtained for minval = 0) start: 91 .. 112 last peak: 52.695 last sigma: 5.97606 lcuts[0] = 70.6232 lcuts[1] = 112.456
[10:54:05.750] DEBUG: <PixTestBBMap.cc/doTest:L152> found 1 peaks in dist_thr_calSMap_VthrComp_C15_V0
[10:54:05.750] DEBUG: <PixTestBBMap.cc/fitPeaks:L259> cut for dead bump bonds: 87 (obtained for minval = 0) start: 87 .. 107 last peak: 50.4896 last sigma: 5.68078 lcuts[0] = 67.5319 lcuts[1] = 107.297
[10:54:05.752] INFO: PixTestBBMap::doTest() done, duration: 131 seconds
[10:54:05.752] INFO: number of dead bumps (per ROC): 3 5 1 1 1 1 1 3 1 2 1 3 4 2 6 0
[10:54:05.752] INFO: separation cut (per ROC): 90 87 82 99 106 91 104 107 79 90 88 81 86 94 92 88
[10:54:05.752] DEBUG: <PixTestBBMap.cc/~PixTestBBMap:L97> PixTestBBMap dtor
[10:54:05.827] DEBUG: <PixTestScurves.cc/setParameter:L92> set fOutputFilename =
[10:54:05.829] INFO: ######################################################################
[10:54:05.829] INFO: PixTestScurves::fullTest() ntrig = 50
[10:54:05.830] INFO: ######################################################################
[10:54:05.830] INFO: ----------------------------------------------------------------------
[10:54:05.830] INFO: PixTestScurves::scurves(Vcal), ntrig = 50
[10:54:05.830] INFO: ----------------------------------------------------------------------
[10:54:05.830] INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 0 .. 149 (10) hits flags = 16 (plus default)
[10:54:05.840] INFO: dacScan step from 0 .. 9
[10:54:05.840] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:54:40.459] INFO: Test took 34619ms.
[10:54:40.529] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:40.529] INFO: dacScan step from 10 .. 19
[10:54:40.529] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:55:14.914] INFO: Test took 34385ms.
[10:55:14.983] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:14.983] INFO: dacScan step from 20 .. 29
[10:55:14.983] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:55:49.436] INFO: Test took 34453ms.
[10:55:49.503] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:49.503] INFO: dacScan step from 30 .. 39
[10:55:49.503] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:56:23.966] INFO: Test took 34463ms.
[10:56:24.033] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:56:24.034] INFO: dacScan step from 40 .. 49
[10:56:24.034] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:56:58.497] INFO: Test took 34463ms.
[10:56:58.565] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:56:58.565] INFO: dacScan step from 50 .. 59
[10:56:58.565] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:57:32.962] INFO: Test took 34397ms.
[10:57:33.029] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:57:33.029] INFO: dacScan step from 60 .. 69
[10:57:33.030] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:58:07.401] INFO: Test took 34371ms.
[10:58:07.472] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:58:07.472] INFO: dacScan step from 70 .. 79
[10:58:07.472] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:58:42.168] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (12) != Token Chain Length (8)

[10:58:42.168] ERROR: <datapipe.cc/CheckEventID:L420> Channel 1 Event ID mismatch: local ID (225) != TBM ID (226)

[10:58:42.168] WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!

[10:58:42.168] WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!

[10:58:42.168] WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!

[10:58:42.169] WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!

[10:58:42.169] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[10:58:42.169] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[10:58:42.169] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[10:58:42.283] INFO: Test took 34811ms.
[10:58:42.371] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:58:42.373] INFO: dacScan step from 80 .. 89
[10:58:42.373] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:59:16.732] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (2) != Token Chain Length (8)

[10:59:16.732] WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!

[10:59:16.732] WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!

[10:59:16.732] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[10:59:16.732] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[10:59:16.732] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[10:59:20.055] INFO: Test took 37682ms.
[10:59:20.291] INFO: Fetched DAQ statistics. Counters are being reset now.
[10:59:20.301] INFO: dacScan step from 90 .. 99
[10:59:20.301] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[10:59:53.712] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (14) != Token Chain Length (8)

[10:59:53.712] ERROR: <datapipe.cc/CheckEventID:L420> Channel 1 Event ID mismatch: local ID (211) != TBM ID (212)

[10:59:53.712] WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!

[10:59:53.712] WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!

[10:59:53.712] WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!

[10:59:53.712] WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!

[10:59:53.712] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[10:59:53.712] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[10:59:53.712] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:00:07.070] INFO: Test took 46769ms.
[11:00:07.512] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:07.534] INFO: dacScan step from 100 .. 109
[11:00:07.534] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:00:37.963] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (4) != Token Chain Length (8)

[11:00:37.963] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[11:00:37.963] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[11:00:37.963] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:00:58.883] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (14) != Token Chain Length (8)

[11:00:58.883] ERROR: <datapipe.cc/CheckEventID:L420> Channel 1 Event ID mismatch: local ID (235) != TBM ID (236)

[11:00:58.883] WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!

[11:00:58.883] WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!

[11:00:58.883] WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!

[11:00:58.883] WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!

[11:00:58.883] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[11:00:58.883] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[11:00:58.883] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:01:02.116] INFO: Test took 54582ms.
[11:01:02.709] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:01:02.739] INFO: dacScan step from 110 .. 119
[11:01:02.739] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:01:32.677] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (6) != Token Chain Length (8)

[11:01:32.678] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:01:54.754] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (6) != Token Chain Length (8)

[11:01:54.754] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:02:00.376] INFO: Test took 57637ms.
[11:02:00.943] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:02:00.975] INFO: dacScan step from 120 .. 129
[11:02:00.975] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:02:31.201] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (4) != Token Chain Length (8)

[11:02:31.201] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[11:02:31.201] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[11:02:31.201] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:02:52.908] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (5) != Token Chain Length (8)

[11:02:52.908] WARNING: Channel 1 ROC 6: Readback start marker after 31 readouts!

[11:02:52.908] WARNING: Channel 1 ROC 7: Readback start marker after 31 readouts!

[11:02:58.213] INFO: Test took 57238ms.
[11:02:58.775] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:02:58.808] INFO: dacScan step from 130 .. 139
[11:02:58.808] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:03:29.483] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (4) != Token Chain Length (8)

[11:03:29.483] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[11:03:29.483] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[11:03:29.483] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:03:52.059] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (14) != Token Chain Length (8)

[11:03:52.059] ERROR: <datapipe.cc/CheckEventID:L420> Channel 1 Event ID mismatch: local ID (195) != TBM ID (196)

[11:03:52.059] WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!

[11:03:52.059] WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!

[11:03:52.059] WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!

[11:03:52.059] WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!

[11:03:52.059] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[11:03:52.059] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[11:03:52.059] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:03:57.866] INFO: Test took 59058ms.
[11:03:58.442] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:03:58.476] INFO: dacScan step from 140 .. 149
[11:03:58.476] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:04:28.799] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (4) != Token Chain Length (8)

[11:04:28.799] WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!

[11:04:28.799] WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!

[11:04:28.799] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:04:51.071] ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 1 Number of ROCs (6) != Token Chain Length (8)

[11:04:51.071] WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!

[11:04:56.854] INFO: Test took 58378ms.
[11:04:57.422] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:04:57.454] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:04:57.454] INFO: dumping ASCII scurve output file: SCurveData
[11:04:58.690] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:04:58.690] INFO: dumping ASCII scurve output file: SCurveData
[11:04:59.922] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:04:59.922] INFO: dumping ASCII scurve output file: SCurveData
[11:05:01.176] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:05:01.176] INFO: dumping ASCII scurve output file: SCurveData
[11:05:02.399] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:05:02.399] INFO: dumping ASCII scurve output file: SCurveData
[11:05:03.615] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:05:03.615] INFO: dumping ASCII scurve output file: SCurveData
[11:05:04.850] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:05:04.850] INFO: dumping ASCII scurve output file: SCurveData
[11:05:06.065] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:05:06.065] INFO: dumping ASCII scurve output file: SCurveData
[11:05:07.285] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:05:07.285] INFO: dumping ASCII scurve output file: SCurveData
[11:05:08.521] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:05:08.521] INFO: dumping ASCII scurve output file: SCurveData
[11:05:09.755] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:05:09.755] INFO: dumping ASCII scurve output file: SCurveData
[11:05:10.984] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:05:10.984] INFO: dumping ASCII scurve output file: SCurveData
[11:05:12.223] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:05:12.223] INFO: dumping ASCII scurve output file: SCurveData
[11:05:13.458] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:05:13.458] INFO: dumping ASCII scurve output file: SCurveData
[11:05:14.689] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:05:14.689] INFO: dumping ASCII scurve output file: SCurveData
[11:05:15.917] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:05:15.917] INFO: dumping ASCII scurve output file: SCurveData
[11:05:17.156] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 602501120
[11:05:17.203] INFO: PixTestScurves::scurves() done
[11:05:17.203] INFO: Vcal mean: 88.37 95.95 82.62 100.90 98.90 90.86 100.44 99.90 86.66 93.85 100.76 91.98 89.90 98.31 93.56 87.09
[11:05:17.203] INFO: Vcal RMS: 5.68 6.16 4.68 5.73 5.81 5.70 5.71 6.02 6.31 6.21 6.16 6.26 5.27 5.51 6.72 6.26
[11:05:17.203] INFO: PixTestScurves::fullTest() done, duration: 671 seconds
[11:05:17.203] DEBUG: <PixTestScurves.cc/~PixTestScurves:L141> PixTestScurves dtor
[11:05:17.267] INFO: ######################################################################
[11:05:17.267] INFO: PixTestTrim::doTest()
[11:05:17.267] INFO: ######################################################################
[11:05:17.269] INFO: ----------------------------------------------------------------------
[11:05:17.269] INFO: PixTestTrim::trimTest() ntrig = 10, vcal = 35
[11:05:17.269] INFO: ----------------------------------------------------------------------
[11:05:17.337] INFO: ---> VthrComp thr map (minimal VthrComp)
[11:05:17.337] INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[11:05:17.346] INFO: dacScan step from 0 .. 19
[11:05:17.346] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:05:29.794] INFO: Test took 12448ms.
[11:05:29.825] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:05:29.825] INFO: dacScan step from 20 .. 39
[11:05:29.825] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:05:42.251] INFO: Test took 12426ms.
[11:05:42.277] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:05:42.277] INFO: dacScan step from 40 .. 59
[11:05:42.277] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:05:54.873] INFO: Test took 12596ms.
[11:05:54.898] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:05:54.898] INFO: dacScan step from 60 .. 79
[11:05:54.898] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:06:07.521] INFO: Test took 12623ms.
[11:06:07.545] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:07.545] INFO: dacScan step from 80 .. 99
[11:06:07.545] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:06:20.375] INFO: Test took 12830ms.
[11:06:20.421] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:20.426] INFO: dacScan step from 100 .. 119
[11:06:20.426] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:06:35.750] INFO: Test took 15324ms.
[11:06:35.903] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:35.934] INFO: dacScan step from 120 .. 139
[11:06:35.934] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:06:52.902] INFO: Test took 16968ms.
[11:06:53.054] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:53.085] INFO: dacScan step from 140 .. 159
[11:06:53.086] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:07:06.577] INFO: Test took 13491ms.
[11:07:06.644] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:06.653] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:07:07.834] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:07:08.980] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:07:10.105] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:07:11.266] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:07:12.504] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:07:13.689] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:07:14.911] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:07:16.113] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:07:17.250] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:07:18.425] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:07:19.549] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:07:20.629] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:07:21.757] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:07:22.915] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:07:24.058] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:07:25.200] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 602669056
[11:07:25.202] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 91.2445 minThrLimit = 91.2184 minThrNLimit = 114.246 -> result = 91.2445 -> 91
[11:07:25.203] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 92.1507 minThrLimit = 92.1484 minThrNLimit = 110.725 -> result = 92.1507 -> 92
[11:07:25.203] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 84.2139 minThrLimit = 84.1871 minThrNLimit = 105.376 -> result = 84.2139 -> 84
[11:07:25.203] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 99.9009 minThrLimit = 99.8816 minThrNLimit = 119.077 -> result = 99.9009 -> 99
[11:07:25.204] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 103.076 minThrLimit = 103.04 minThrNLimit = 131.877 -> result = 103.076 -> 103
[11:07:25.204] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 95.9216 minThrLimit = 95.8632 minThrNLimit = 118.482 -> result = 95.9216 -> 95
[11:07:25.204] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 102.526 minThrLimit = 102.524 minThrNLimit = 128.812 -> result = 102.526 -> 102
[11:07:25.205] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 102.495 minThrLimit = 102.487 minThrNLimit = 126.665 -> result = 102.495 -> 102
[11:07:25.205] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 88.2479 minThrLimit = 88.2386 minThrNLimit = 109.234 -> result = 88.2479 -> 88
[11:07:25.205] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 94.4146 minThrLimit = 94.3861 minThrNLimit = 115.771 -> result = 94.4146 -> 94
[11:07:25.205] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 90.3973 minThrLimit = 90.3616 minThrNLimit = 108.725 -> result = 90.3973 -> 90
[11:07:25.206] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 88.1421 minThrLimit = 88.1171 minThrNLimit = 105.255 -> result = 88.1421 -> 88
[11:07:25.206] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 92.669 minThrLimit = 92.6586 minThrNLimit = 113.337 -> result = 92.669 -> 92
[11:07:25.206] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 98.6893 minThrLimit = 98.6823 minThrNLimit = 119.787 -> result = 98.6893 -> 98
[11:07:25.207] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 94.9286 minThrLimit = 94.9141 minThrNLimit = 115.741 -> result = 94.9286 -> 94
[11:07:25.207] DEBUG: <PixTest.cc/getMinimumVthrComp:L1208> minThr = 90.4552 minThrLimit = 90.4088 minThrNLimit = 113.483 -> result = 90.4552 -> 90
[11:07:25.207] INFO: ROC 0 VthrComp = 91
[11:07:25.207] INFO: ROC 1 VthrComp = 92
[11:07:25.207] INFO: ROC 2 VthrComp = 84
[11:07:25.208] INFO: ROC 3 VthrComp = 99
[11:07:25.208] INFO: ROC 4 VthrComp = 103
[11:07:25.208] INFO: ROC 5 VthrComp = 95
[11:07:25.208] INFO: ROC 6 VthrComp = 102
[11:07:25.209] INFO: ROC 7 VthrComp = 102
[11:07:25.209] INFO: ROC 8 VthrComp = 88
[11:07:25.209] INFO: ROC 9 VthrComp = 94
[11:07:25.209] INFO: ROC 10 VthrComp = 90
[11:07:25.209] INFO: ROC 11 VthrComp = 88
[11:07:25.209] INFO: ROC 12 VthrComp = 92
[11:07:25.210] INFO: ROC 13 VthrComp = 98
[11:07:25.210] INFO: ROC 14 VthrComp = 94
[11:07:25.210] INFO: ROC 15 VthrComp = 90
[11:07:25.210] INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:07:25.210] INFO: ---> dac: vcal name: TrimThr1 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[11:07:25.220] INFO: dacScan step from 0 .. 19
[11:07:25.220] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:07:37.552] INFO: Test took 12332ms.
[11:07:37.574] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:37.574] INFO: dacScan step from 20 .. 39
[11:07:37.574] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:07:50.043] INFO: Test took 12469ms.
[11:07:50.076] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:50.079] INFO: dacScan step from 40 .. 59
[11:07:50.079] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:08:05.467] INFO: Test took 15388ms.
[11:08:05.624] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:05.664] INFO: dacScan step from 60 .. 79
[11:08:05.664] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:08:22.712] INFO: Test took 17048ms.
[11:08:22.879] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:22.937] INFO: dacScan step from 80 .. 99
[11:08:22.937] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:08:39.926] INFO: Test took 16989ms.
[11:08:40.096] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:40.155] INFO: dacScan step from 100 .. 119
[11:08:40.155] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:08:57.216] INFO: Test took 17061ms.
[11:08:57.381] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:57.441] INFO: dacScan step from 120 .. 139
[11:08:57.441] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:09:15.985] INFO: Test took 18544ms.
[11:09:16.150] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:16.209] INFO: dacScan step from 140 .. 159
[11:09:16.209] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:09:33.472] INFO: Test took 17263ms.
[11:09:33.641] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:33.702] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:09:35.077] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:09:36.477] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:09:37.850] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:09:39.238] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:09:40.617] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:09:41.991] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:09:43.373] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:09:44.747] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:09:46.121] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:09:47.497] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:09:48.917] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:09:50.307] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:09:51.687] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:09:53.056] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:09:54.417] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:09:55.777] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 602689536
[11:09:55.779] INFO: roc 0 with ID = 0 has maximal Vcal 59.6824 for pixel 0/47 mean/min/max = 45.8709/31.8811/59.8608
[11:09:55.780] INFO: roc 1 with ID = 1 has maximal Vcal 63.5551 for pixel 14/0 mean/min/max = 47.7253/31.8846/63.566
[11:09:55.780] INFO: roc 2 with ID = 2 has maximal Vcal 58.1014 for pixel 33/6 mean/min/max = 45.1377/32.1661/58.1093
[11:09:55.780] INFO: roc 3 with ID = 3 has maximal Vcal 59.0721 for pixel 51/12 mean/min/max = 45.6513/32.1212/59.1813
[11:09:55.781] INFO: roc 4 with ID = 4 has maximal Vcal 60.3091 for pixel 4/70 mean/min/max = 45.9642/31.592/60.3364
[11:09:55.781] INFO: roc 5 with ID = 5 has maximal Vcal 60.0985 for pixel 14/23 mean/min/max = 45.938/31.6424/60.2336
[11:09:55.781] INFO: roc 6 with ID = 6 has maximal Vcal 61.1267 for pixel 51/42 mean/min/max = 46.7476/32.3087/61.1866
[11:09:55.781] INFO: roc 7 with ID = 7 has maximal Vcal 59.2971 for pixel 17/74 mean/min/max = 46.179/32.6972/59.6609
[11:09:55.782] INFO: roc 8 with ID = 8 has maximal Vcal 61.1357 for pixel 1/77 mean/min/max = 46.5066/31.7626/61.2506
[11:09:55.782] INFO: roc 9 with ID = 9 has maximal Vcal 61.7785 for pixel 10/63 mean/min/max = 46.8647/31.4445/62.2849
[11:09:55.782] INFO: roc 10 with ID = 10 has maximal Vcal 66.5581 for pixel 18/47 mean/min/max = 50.9491/35.2495/66.6487
[11:09:55.782] INFO: roc 11 with ID = 11 has maximal Vcal 62.7287 for pixel 35/0 mean/min/max = 47.5934/32.286/62.9008
[11:09:55.783] INFO: roc 12 with ID = 12 has maximal Vcal 58.5741 for pixel 17/10 mean/min/max = 45.6633/32.7083/58.6183
[11:09:55.783] INFO: roc 13 with ID = 13 has maximal Vcal 58.5366 for pixel 21/19 mean/min/max = 45.4312/32.1724/58.69
[11:09:55.783] INFO: roc 14 with ID = 14 has maximal Vcal 61.5747 for pixel 4/59 mean/min/max = 46.8867/32.1407/61.6328
[11:09:55.783] INFO: roc 15 with ID = 15 has maximal Vcal 60.8526 for pixel 14/79 mean/min/max = 46.299/31.6384/60.9596
[11:09:55.784] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:11:10.977] INFO: Test took 75193ms.
[11:11:11.750] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.4513 < 35 for itrim = 96; old thr = 34.3731 ... break
[11:11:11.776] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.0866 < 35 for itrim = 123; old thr = 34.5764 ... break
[11:11:11.807] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.3047 < 35 for itrim = 106; old thr = 34.6568 ... break
[11:11:11.830] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.5353 < 35 for itrim = 101; old thr = 34.2868 ... break
[11:11:11.864] DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2283 < 35 for itrim+1 = 115; old thr = 33.924 ... break
[11:11:11.897] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 36.0082 < 35 for itrim = 120; old thr = 33.6963 ... break
[11:11:11.927] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.3653 < 35 for itrim = 117; old thr = 34.4411 ... break
[11:11:11.954] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.8163 < 35 for itrim = 114; old thr = 33.6898 ... break
[11:11:11.979] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.6188 < 35 for itrim = 105; old thr = 34.0384 ... break
[11:11:12.011] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.135 < 35 for itrim = 132; old thr = 33.5274 ... break
[11:11:12.029] DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3191 < 35 for itrim+1 = 114; old thr = 34.0311 ... break
[11:11:12.048] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 36.0818 < 35 for itrim = 106; old thr = 33.8149 ... break
[11:11:12.078] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.1612 < 35 for itrim = 114; old thr = 33.4145 ... break
[11:11:12.105] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.1074 < 35 for itrim = 108; old thr = 33.2529 ... break
[11:11:12.127] DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1209 < 35 for itrim+1 = 109; old thr = 33.8806 ... break
[11:11:12.154] DEBUG: <PixTestTrim.cc/trimTest:L304> vtrim: vcal = 35.2184 < 35 for itrim = 107; old thr = 33.4944 ... break
[11:11:12.218] INFO: ---> dac: vcal name: TrimThr2 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[11:11:12.227] INFO: dacScan step from 0 .. 19
[11:11:12.227] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:11:30.700] INFO: Test took 18473ms.
[11:11:30.747] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:11:30.749] INFO: dacScan step from 20 .. 39
[11:11:30.749] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:11:53.441] INFO: Test took 22691ms.
[11:11:53.668] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:11:53.703] INFO: dacScan step from 40 .. 59
[11:11:53.703] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:12:21.136] INFO: Test took 27433ms.
[11:12:21.418] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:21.478] INFO: dacScan step from 60 .. 79
[11:12:21.478] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:12:49.049] INFO: Test took 27571ms.
[11:12:49.334] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:49.392] INFO: dacScan step from 80 .. 99
[11:12:49.392] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:13:16.877] INFO: Test took 27485ms.
[11:13:17.165] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:13:17.222] INFO: dacScan step from 100 .. 119
[11:13:17.222] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:13:44.827] INFO: Test took 27605ms.
[11:13:45.113] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:13:45.171] INFO: dacScan step from 120 .. 139
[11:13:45.171] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:14:14.204] INFO: Test took 29033ms.
[11:14:14.490] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:14:14.549] INFO: dacScan step from 140 .. 159
[11:14:14.549] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:14:42.224] INFO: Test took 27676ms.
[11:14:42.507] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:14:42.564] INFO: dacScan step from 160 .. 179
[11:14:42.564] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:15:10.166] INFO: Test took 27602ms.
[11:15:10.447] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:15:10.507] INFO: dacScan step from 180 .. 199
[11:15:10.507] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:15:38.910] INFO: Test took 28403ms.
[11:15:39.198] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:15:39.256] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:15:40.615] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:15:42.006] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:15:43.361] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:15:44.767] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:15:46.115] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:15:47.483] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:15:48.854] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:15:50.247] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:15:51.649] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:15:53.052] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:15:54.525] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:15:55.951] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:15:57.336] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:15:58.744] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:16:00.132] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:16:01.495] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607514624
[11:16:01.497] INFO: ---> TrimStepCorr4 extremal thresholds: 0.001727 .. 255.000000
[11:16:01.559] INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 4 dacrange: 0 .. 255 (20) hits flags = 16 (plus default)
[11:16:01.568] INFO: dacScan step from 0 .. 19
[11:16:01.568] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:16:12.794] INFO: Test took 11226ms.
[11:16:12.816] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:12.816] INFO: dacScan step from 20 .. 39
[11:16:12.816] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:16:25.096] INFO: Test took 12280ms.
[11:16:25.179] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:25.197] INFO: dacScan step from 40 .. 59
[11:16:25.197] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:16:39.956] INFO: Test took 14759ms.
[11:16:40.109] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:40.175] INFO: dacScan step from 60 .. 79
[11:16:40.175] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:16:54.743] INFO: Test took 14568ms.
[11:16:54.890] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:54.950] INFO: dacScan step from 80 .. 99
[11:16:54.950] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:17:09.951] INFO: Test took 15001ms.
[11:17:10.098] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:17:10.157] INFO: dacScan step from 100 .. 119
[11:17:10.157] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:17:25.125] INFO: Test took 14968ms.
[11:17:25.270] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:17:25.328] INFO: dacScan step from 120 .. 139
[11:17:25.328] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:17:41.763] INFO: Test took 16435ms.
[11:17:41.911] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:17:41.969] INFO: dacScan step from 140 .. 159
[11:17:41.969] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:17:57.192] INFO: Test took 15223ms.
[11:17:57.337] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:17:57.398] INFO: dacScan step from 160 .. 179
[11:17:57.398] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:18:12.481] INFO: Test took 15083ms.
[11:18:12.633] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:12.694] INFO: dacScan step from 180 .. 199
[11:18:12.694] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:18:28.577] INFO: Test took 15883ms.
[11:18:28.728] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:28.787] INFO: dacScan step from 200 .. 219
[11:18:28.788] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:18:43.761] INFO: Test took 14973ms.
[11:18:43.907] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:43.966] INFO: dacScan step from 220 .. 239
[11:18:43.966] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:18:58.954] INFO: Test took 14988ms.
[11:18:59.101] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:59.159] INFO: dacScan step from 240 .. 255
[11:18:59.159] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:19:11.580] INFO: Test took 12421ms.
[11:19:11.696] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:19:11.744] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:19:13.466] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:19:15.204] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:19:16.928] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:19:18.674] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:19:20.387] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:19:22.135] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:19:23.884] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:19:25.640] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:19:27.372] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:19:29.108] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:19:30.901] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:19:32.648] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:19:34.373] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:19:36.111] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:19:37.858] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:19:39.574] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607526912
[11:19:39.641] INFO: ---> TrimStepCorr2 extremal thresholds: 12.932786 .. 46.337180
[11:19:39.704] INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 4 dacrange: 2 .. 56 (20) hits flags = 16 (plus default)
[11:19:39.713] INFO: dacScan step from 2 .. 21
[11:19:39.713] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:19:50.954] INFO: Test took 11241ms.
[11:19:50.976] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:19:50.976] INFO: dacScan step from 22 .. 41
[11:19:50.976] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:20:03.599] INFO: Test took 12623ms.
[11:20:03.694] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:03.718] INFO: dacScan step from 42 .. 56
[11:20:03.718] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:20:15.563] INFO: Test took 11845ms.
[11:20:15.679] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:15.725] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:20:16.575] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:20:17.423] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:20:18.279] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:20:19.130] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:20:19.980] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:20:20.828] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:20:21.676] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:20:22.520] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:20:23.369] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:20:24.215] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:20:25.069] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:20:25.914] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:20:26.762] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:20:27.613] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:20:28.483] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:20:29.361] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607649792
[11:20:29.427] INFO: ---> TrimStepCorr1a extremal thresholds: 16.605579 .. 42.507390
[11:20:29.489] INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 4 dacrange: 6 .. 52 (20) hits flags = 16 (plus default)
[11:20:29.498] INFO: dacScan step from 6 .. 25
[11:20:29.498] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:20:40.692] INFO: Test took 11194ms.
[11:20:40.713] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:40.713] INFO: dacScan step from 26 .. 45
[11:20:40.713] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:20:53.601] INFO: Test took 12888ms.
[11:20:53.720] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:53.757] INFO: dacScan step from 46 .. 52
[11:20:53.757] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:21:00.601] INFO: Test took 6844ms.
[11:21:00.654] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:00.675] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:21:01.516] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:21:02.349] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:21:03.189] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:21:04.020] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:21:04.865] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:21:05.698] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:21:06.532] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:21:07.367] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:21:08.198] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:21:09.017] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:21:09.835] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:21:10.649] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:21:11.479] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:21:12.315] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:21:13.153] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:21:13.992] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607649792
[11:21:14.059] INFO: ---> TrimStepCorr1b extremal thresholds: 1.074689 .. 40.880733
[11:21:14.121] INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 4 dacrange: 1 .. 50 (20) hits flags = 16 (plus default)
[11:21:14.130] INFO: dacScan step from 1 .. 20
[11:21:14.130] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:21:25.512] INFO: Test took 11382ms.
[11:21:25.543] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:25.543] INFO: dacScan step from 21 .. 40
[11:21:25.544] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:21:37.875] INFO: Test took 12331ms.
[11:21:37.960] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:37.981] INFO: dacScan step from 41 .. 50
[11:21:37.981] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:21:46.709] INFO: Test took 8728ms.
[11:21:46.783] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:46.813] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:21:47.635] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:21:48.456] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:21:49.273] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:21:50.085] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:21:50.924] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:21:51.738] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:21:52.553] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:21:53.368] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:21:54.192] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:21:55.009] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:21:55.823] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:21:56.638] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:21:57.455] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:21:58.269] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:21:59.100] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:21:59.930] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607653888
[11:21:59.999] INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:21:59.999] INFO: ---> dac: vcal name: TrimThrFinal ntrig: 10 dacrange: 15 .. 55 (20) hits flags = 16 (plus default)
[11:22:00.008] INFO: dacScan step from 15 .. 34
[11:22:00.008] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:22:18.436] INFO: Test took 18428ms.
[11:22:18.509] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:22:18.519] INFO: dacScan step from 35 .. 54
[11:22:18.520] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:22:45.383] INFO: Test took 26863ms.
[11:22:45.689] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:22:45.747] INFO: dacScan step from 55 .. 55
[11:22:45.747] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:22:49.460] INFO: Test took 3713ms.
[11:22:49.475] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:22:49.479] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:22:50.230] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:22:50.975] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:22:51.725] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:22:52.470] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:22:53.222] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:22:53.972] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:22:54.719] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:22:55.466] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:22:56.212] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:22:56.961] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:22:57.702] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:22:58.450] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:22:59.197] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:22:59.946] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:23:00.693] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:23:01.446] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607653888
[11:23:01.499] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C0.dat
[11:23:01.499] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C1.dat
[11:23:01.499] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C2.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C3.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C4.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C5.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C6.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C7.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C8.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C9.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C10.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C11.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C12.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C13.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C14.dat
[11:23:01.500] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C15.dat
[11:23:01.500] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C0.dat
[11:23:01.506] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C1.dat
[11:23:01.511] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C2.dat
[11:23:01.517] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C3.dat
[11:23:01.522] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C4.dat
[11:23:01.527] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C5.dat
[11:23:01.532] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C6.dat
[11:23:01.537] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C7.dat
[11:23:01.543] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C8.dat
[11:23:01.548] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C9.dat
[11:23:01.553] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C10.dat
[11:23:01.558] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C11.dat
[11:23:01.564] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C12.dat
[11:23:01.569] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C13.dat
[11:23:01.575] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C14.dat
[11:23:01.580] INFO: write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//trimParameters35_C15.dat
[11:23:01.585] INFO: PixTestTrim::trimTest() done
[11:23:01.585] INFO: vtrim: 96 123 106 101 115 120 117 114 105 132 114 106 114 108 109 107
[11:23:01.585] INFO: vthrcomp: 91 92 84 99 103 95 102 102 88 94 90 88 92 98 94 90
[11:23:01.585] INFO: vcal mean: 35.03 35.06 35.06 34.99 35.01 35.05 35.06 35.02 35.03 35.06 35.10 35.17 35.04 35.04 35.05 34.98
[11:23:01.585] INFO: vcal RMS: 1.15 1.28 1.01 1.23 0.99 1.07 1.05 1.35 1.31 1.33 1.20 1.30 1.04 1.08 1.64 1.40
[11:23:01.585] INFO: bits mean: 9.32 9.55 9.80 9.13 9.32 9.95 9.32 9.84 9.39 9.82 8.26 9.60 9.78 9.92 9.76 9.52
[11:23:01.585] INFO: bits RMS: 2.74 2.52 2.56 2.81 2.76 2.48 2.63 2.41 2.68 2.55 2.44 2.49 2.47 2.47 2.51 2.64
[11:23:01.596] INFO: ----------------------------------------------------------------------
[11:23:01.596] INFO: PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[11:23:01.596] INFO: ----------------------------------------------------------------------
[11:23:01.600] DEBUG: <PixTestTrim.cc/trimBitTest:L518> trimBitTest determine threshold map without trims
[11:23:01.600] INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[11:23:01.609] INFO: dacScan step from 0 .. 19
[11:23:01.609] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:23:19.706] INFO: Test took 18097ms.
[11:23:19.743] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:23:19.743] INFO: dacScan step from 20 .. 39
[11:23:19.744] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:23:38.264] INFO: Test took 18521ms.
[11:23:38.301] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:23:38.301] INFO: dacScan step from 40 .. 59
[11:23:38.301] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:23:56.850] INFO: Test took 18549ms.
[11:23:56.886] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:23:56.886] INFO: dacScan step from 60 .. 79
[11:23:56.886] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:24:15.373] INFO: Test took 18487ms.
[11:24:15.412] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:24:15.412] INFO: dacScan step from 80 .. 99
[11:24:15.412] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:24:33.611] INFO: Test took 18199ms.
[11:24:33.653] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:24:33.653] INFO: dacScan step from 100 .. 119
[11:24:33.653] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:24:53.261] INFO: Test took 19608ms.
[11:24:53.388] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:24:53.405] INFO: dacScan step from 120 .. 139
[11:24:53.405] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:25:20.600] INFO: Test took 27195ms.
[11:25:20.879] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:25:20.928] INFO: dacScan step from 140 .. 159
[11:25:20.928] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:25:48.880] INFO: Test took 27952ms.
[11:25:49.157] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:25:49.217] INFO: dacScan step from 160 .. 179
[11:25:49.217] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:26:16.879] INFO: Test took 27662ms.
[11:26:17.155] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:26:17.213] INFO: dacScan step from 180 .. 199
[11:26:17.213] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:26:45.607] INFO: Test took 28394ms.
[11:26:45.887] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:26:45.944] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:26:47.335] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:26:48.698] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:26:50.085] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:26:51.434] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:26:52.795] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:26:54.181] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:26:55.545] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:26:56.908] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:26:58.295] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:26:59.671] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:27:01.027] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:27:02.410] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:27:03.797] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:27:05.155] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:27:06.534] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:27:07.925] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607670272
[11:27:07.926] DEBUG: <PixTestTrim.cc/trimBitTest:L533> trimBitTest initDUT with trim bits = 14
[11:27:07.990] DEBUG: <PixTestTrim.cc/trimBitTest:L539> trimBitTest threshold map with trim = 14
[11:27:07.990] INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 179 (20) hits flags = 16 (plus default)
[11:27:07.000] INFO: dacScan step from 0 .. 19
[11:27:07.000] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:27:26.426] INFO: Test took 18426ms.
[11:27:26.463] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:27:26.463] INFO: dacScan step from 20 .. 39
[11:27:26.463] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:27:44.884] INFO: Test took 18421ms.
[11:27:44.922] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:27:44.922] INFO: dacScan step from 40 .. 59
[11:27:44.923] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:28:03.504] INFO: Test took 18581ms.
[11:28:03.542] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:03.542] INFO: dacScan step from 60 .. 79
[11:28:03.542] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:28:21.778] INFO: Test took 18236ms.
[11:28:21.814] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:21.814] INFO: dacScan step from 80 .. 99
[11:28:21.814] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:28:40.067] INFO: Test took 18253ms.
[11:28:40.128] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:40.132] INFO: dacScan step from 100 .. 119
[11:28:40.132] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:29:02.268] INFO: Test took 22136ms.
[11:29:02.483] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:02.514] INFO: dacScan step from 120 .. 139
[11:29:02.514] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:29:31.279] INFO: Test took 28765ms.
[11:29:31.564] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:31.622] INFO: dacScan step from 140 .. 159
[11:29:31.622] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:29:59.371] INFO: Test took 27749ms.
[11:29:59.645] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:59.700] INFO: dacScan step from 160 .. 179
[11:29:59.700] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:30:27.622] INFO: Test took 27922ms.
[11:30:27.898] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:27.956] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:30:29.283] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:30:30.600] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:30:31.931] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:30:33.231] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:30:34.541] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:30:35.863] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:30:37.162] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:30:38.463] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:30:39.774] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:30:41.083] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:30:42.372] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:30:43.689] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:30:44.999] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:30:46.297] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:30:47.607] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:30:48.933] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607670272
[11:30:48.933] DEBUG: <PixTestTrim.cc/trimBitTest:L533> trimBitTest initDUT with trim bits = 13
[11:30:48.999] DEBUG: <PixTestTrim.cc/trimBitTest:L539> trimBitTest threshold map with trim = 13
[11:30:48.999] INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 164 (20) hits flags = 16 (plus default)
[11:30:49.007] INFO: dacScan step from 0 .. 19
[11:30:49.007] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:31:07.439] INFO: Test took 18431ms.
[11:31:07.479] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:07.479] INFO: dacScan step from 20 .. 39
[11:31:07.479] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:31:25.916] INFO: Test took 18437ms.
[11:31:25.954] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:25.954] INFO: dacScan step from 40 .. 59
[11:31:25.954] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:31:44.465] INFO: Test took 18511ms.
[11:31:44.504] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:44.504] INFO: dacScan step from 60 .. 79
[11:31:44.505] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:32:03.077] INFO: Test took 18572ms.
[11:32:03.115] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:32:03.116] INFO: dacScan step from 80 .. 99
[11:32:03.116] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:32:21.754] INFO: Test took 18638ms.
[11:32:21.812] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:32:21.815] INFO: dacScan step from 100 .. 119
[11:32:21.815] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:32:43.861] INFO: Test took 22046ms.
[11:32:44.081] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:32:44.109] INFO: dacScan step from 120 .. 139
[11:32:44.109] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:33:12.254] INFO: Test took 28145ms.
[11:33:12.540] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:12.599] INFO: dacScan step from 140 .. 159
[11:33:12.600] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:33:40.323] INFO: Test took 27723ms.
[11:33:40.602] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:40.659] INFO: dacScan step from 160 .. 164
[11:33:40.659] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:33:49.448] INFO: Test took 8789ms.
[11:33:49.522] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:49.538] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:33:50.778] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:33:52.012] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:33:53.267] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:33:54.486] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:33:55.709] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:33:56.922] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:33:58.121] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:33:59.328] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:34:00.550] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:34:01.781] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:34:02.000] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:34:04.249] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:34:05.492] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:34:06.719] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:34:07.932] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:34:09.153] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607670272
[11:34:09.154] DEBUG: <PixTestTrim.cc/trimBitTest:L533> trimBitTest initDUT with trim bits = 11
[11:34:09.218] DEBUG: <PixTestTrim.cc/trimBitTest:L539> trimBitTest threshold map with trim = 11
[11:34:09.218] INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 160 (20) hits flags = 16 (plus default)
[11:34:09.227] INFO: dacScan step from 0 .. 19
[11:34:09.227] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:34:27.717] INFO: Test took 18490ms.
[11:34:27.758] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:27.758] INFO: dacScan step from 20 .. 39
[11:34:27.758] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:34:46.120] INFO: Test took 18362ms.
[11:34:46.157] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:46.157] INFO: dacScan step from 40 .. 59
[11:34:46.157] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:35:04.685] INFO: Test took 18528ms.
[11:35:04.721] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:04.721] INFO: dacScan step from 60 .. 79
[11:35:04.721] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:35:23.139] INFO: Test took 18418ms.
[11:35:23.176] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:23.176] INFO: dacScan step from 80 .. 99
[11:35:23.176] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:35:41.815] INFO: Test took 18639ms.
[11:35:41.881] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:41.884] INFO: dacScan step from 100 .. 119
[11:35:41.884] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:36:04.645] INFO: Test took 22761ms.
[11:36:04.860] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:04.887] INFO: dacScan step from 120 .. 139
[11:36:04.888] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:36:33.644] INFO: Test took 28756ms.
[11:36:33.924] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:33.984] INFO: dacScan step from 140 .. 159
[11:36:33.984] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:37:01.547] INFO: Test took 27563ms.
[11:37:01.820] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:01.877] INFO: dacScan step from 160 .. 160
[11:37:01.878] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:37:05.643] INFO: Test took 3765ms.
[11:37:05.660] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:05.664] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:37:06.900] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:37:08.118] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:37:09.349] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:37:10.545] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:37:11.765] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:37:13.015] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:37:14.244] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:37:15.461] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:37:16.697] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:37:17.923] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:37:19.120] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:37:20.337] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:37:21.554] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:37:22.747] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:37:23.946] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:37:25.160] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607670272
[11:37:25.160] DEBUG: <PixTestTrim.cc/trimBitTest:L533> trimBitTest initDUT with trim bits = 7
[11:37:25.226] DEBUG: <PixTestTrim.cc/trimBitTest:L539> trimBitTest threshold map with trim = 7
[11:37:25.226] INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 160 (20) hits flags = 16 (plus default)
[11:37:25.234] INFO: dacScan step from 0 .. 19
[11:37:25.234] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:37:43.707] INFO: Test took 18473ms.
[11:37:43.745] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:43.745] INFO: dacScan step from 20 .. 39
[11:37:43.745] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:38:02.320] INFO: Test took 18575ms.
[11:38:02.357] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:38:02.357] INFO: dacScan step from 40 .. 59
[11:38:02.357] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:38:20.870] INFO: Test took 18513ms.
[11:38:20.908] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:38:20.908] INFO: dacScan step from 60 .. 79
[11:38:20.908] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:38:39.382] INFO: Test took 18474ms.
[11:38:39.421] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:38:39.421] INFO: dacScan step from 80 .. 99
[11:38:39.421] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:38:58.046] INFO: Test took 18625ms.
[11:38:58.103] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:38:58.105] INFO: dacScan step from 100 .. 119
[11:38:58.106] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:39:20.765] INFO: Test took 22659ms.
[11:39:20.981] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:39:21.012] INFO: dacScan step from 120 .. 139
[11:39:21.012] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:39:49.720] INFO: Test took 28708ms.
[11:39:49.000] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:39:50.060] INFO: dacScan step from 140 .. 159
[11:39:50.060] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:40:17.762] INFO: Test took 27702ms.
[11:40:18.040] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:18.100] INFO: dacScan step from 160 .. 160
[11:40:18.100] DEBUG: <PixTest.cc/dacScan:L1518> attempt #0
[11:40:21.832] INFO: Test took 3732ms.
[11:40:21.848] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:21.852] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 0
[11:40:23.064] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 1
[11:40:24.265] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 2
[11:40:25.490] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 3
[11:40:26.706] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 4
[11:40:28.352] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 5
[11:40:29.795] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 6
[11:40:31.423] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 7
[11:40:32.764] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 8
[11:40:34.235] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 9
[11:40:35.617] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 10
[11:40:37.125] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 11
[11:40:38.437] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 12
[11:40:39.719] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 13
[11:40:40.896] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 14
[11:40:42.114] DEBUG: <PixTest.cc/scurveAna:L1579> analyzing ROC 15
[11:40:43.317] DEBUG: <PixTest.cc/scurveMaps:L251> PixTest::scurveMaps end: getCurrentRSS() = 607670272
[11:40:43.317] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 0 step 0: thr difference mean: 9.37117, thr difference RMS: 1.13903
[11:40:43.318] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 1 step 0: thr difference mean: 9.61821, thr difference RMS: 1.2199
[11:40:43.318] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 2 step 0: thr difference mean: 8.79064, thr difference RMS: 1.06532
[11:40:43.318] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 3 step 0: thr difference mean: 10.1112, thr difference RMS: 0.979138
[11:40:43.318] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 4 step 0: thr difference mean: 9.51566, thr difference RMS: 1.28144
[11:40:43.318] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 5 step 0: thr difference mean: 8.45581, thr difference RMS: 1.14266
[11:40:43.318] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 6 step 0: thr difference mean: 9.56712, thr difference RMS: 1.07588
[11:40:43.319] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 7 step 0: thr difference mean: 10.788, thr difference RMS: 1.43355
[11:40:43.319] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 8 step 0: thr difference mean: 8.93935, thr difference RMS: 1.2325
[11:40:43.319] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 9 step 0: thr difference mean: 8.68689, thr difference RMS: 1.38347
[11:40:43.319] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 10 step 0: thr difference mean: 11.4686, thr difference RMS: 1.40734
[11:40:43.319] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 11 step 0: thr difference mean: 10.7842, thr difference RMS: 1.80045
[11:40:43.319] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 12 step 0: thr difference mean: 8.38631, thr difference RMS: 1.3574
[11:40:43.320] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 13 step 0: thr difference mean: 10.9783, thr difference RMS: 1.26367
[11:40:43.320] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 14 step 0: thr difference mean: 10.1448, thr difference RMS: 1.50856
[11:40:43.320] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 15 step 0: thr difference mean: 9.28655, thr difference RMS: 1.12799
[11:40:43.320] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 0 step 1: thr difference mean: 9.46997, thr difference RMS: 1.12667
[11:40:43.320] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 1 step 1: thr difference mean: 9.60829, thr difference RMS: 1.21524
[11:40:43.320] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 2 step 1: thr difference mean: 8.72385, thr difference RMS: 1.07086
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 3 step 1: thr difference mean: 10.2195, thr difference RMS: 0.966538
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 4 step 1: thr difference mean: 9.5291, thr difference RMS: 1.26363
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 5 step 1: thr difference mean: 8.48723, thr difference RMS: 1.1684
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 6 step 1: thr difference mean: 9.58441, thr difference RMS: 1.07759
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 7 step 1: thr difference mean: 10.9475, thr difference RMS: 1.45289
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 8 step 1: thr difference mean: 9.12588, thr difference RMS: 1.21516
[11:40:43.321] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 9 step 1: thr difference mean: 8.64863, thr difference RMS: 1.38247
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 10 step 1: thr difference mean: 11.4963, thr difference RMS: 1.98895
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 11 step 1: thr difference mean: 10.6644, thr difference RMS: 1.77876
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 12 step 1: thr difference mean: 8.34362, thr difference RMS: 1.36135
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 13 step 1: thr difference mean: 11.0143, thr difference RMS: 1.27332
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 14 step 1: thr difference mean: 10.2681, thr difference RMS: 1.50668
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 15 step 1: thr difference mean: 9.29123, thr difference RMS: 1.13108
[11:40:43.322] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 0 step 2: thr difference mean: 9.58682, thr difference RMS: 1.11834
[11:40:43.323] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 1 step 2: thr difference mean: 9.69533, thr difference RMS: 1.20404
[11:40:43.323] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 2 step 2: thr difference mean: 8.88937, thr difference RMS: 1.04804
[11:40:43.323] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 3 step 2: thr difference mean: 10.1984, thr difference RMS: 0.972175
[11:40:43.323] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 4 step 2: thr difference mean: 9.63214, thr difference RMS: 1.28218
[11:40:43.323] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 5 step 2: thr difference mean: 8.64711, thr difference RMS: 1.15336
[11:40:43.323] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 6 step 2: thr difference mean: 9.73178, thr difference RMS: 1.08841
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 7 step 2: thr difference mean: 11.1642, thr difference RMS: 1.48977
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 8 step 2: thr difference mean: 9.35608, thr difference RMS: 1.23224
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 9 step 2: thr difference mean: 8.69243, thr difference RMS: 1.37914
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 10 step 2: thr difference mean: 11.6342, thr difference RMS: 2.08037
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 11 step 2: thr difference mean: 10.7646, thr difference RMS: 1.78256
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 12 step 2: thr difference mean: 8.44421, thr difference RMS: 1.36203
[11:40:43.324] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 13 step 2: thr difference mean: 11.1725, thr difference RMS: 1.27501
[11:40:43.325] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 14 step 2: thr difference mean: 10.3772, thr difference RMS: 1.51934
[11:40:43.325] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 15 step 2: thr difference mean: 9.41281, thr difference RMS: 1.11255
[11:40:43.325] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 0 step 3: thr difference mean: 9.66996, thr difference RMS: 1.1284
[11:40:43.325] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 1 step 3: thr difference mean: 9.77187, thr difference RMS: 1.20697
[11:40:43.325] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 2 step 3: thr difference mean: 8.94634, thr difference RMS: 1.07085
[11:40:43.325] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 3 step 3: thr difference mean: 9.93593, thr difference RMS: 0.96601
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 4 step 3: thr difference mean: 9.71614, thr difference RMS: 1.29348
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 5 step 3: thr difference mean: 8.70708, thr difference RMS: 1.14333
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 6 step 3: thr difference mean: 9.81587, thr difference RMS: 1.07779
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 7 step 3: thr difference mean: 11.3721, thr difference RMS: 1.51089
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 8 step 3: thr difference mean: 9.50376, thr difference RMS: 1.20609
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 9 step 3: thr difference mean: 8.79738, thr difference RMS: 1.39673
[11:40:43.326] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 10 step 3: thr difference mean: 11.648, thr difference RMS: 1.97592
[11:40:43.327] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 11 step 3: thr difference mean: 10.7587, thr difference RMS: 1.79872
[11:40:43.327] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 12 step 3: thr difference mean: 8.5191, thr difference RMS: 1.33623
[11:40:43.327] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 13 step 3: thr difference mean: 11.3363, thr difference RMS: 1.28346
[11:40:43.327] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 14 step 3: thr difference mean: 10.5748, thr difference RMS: 1.52233
[11:40:43.327] DEBUG: <PixTestTrim.cc/trimBitTest:L559> ROC 15 step 3: thr difference mean: 9.57279, thr difference RMS: 1.115
[11:40:43.437] INFO: PixTestTrim::trimBitTest() done
[11:40:43.440] INFO: PixTestTrim::doTest() done, duration: 2126 seconds
[11:40:43.440] DEBUG: <PixTestTrim.cc/~PixTestTrim:L104> PixTestTrim dtor
[11:40:44.015] DEBUG: <PixTest.cc/setTestParameter:L569> setting ntrig to new value 10
[11:40:44.015] DEBUG: <PixTestPhOptimization.cc/setParameter:L37> setting fParNtrig ->10<- from sval = 10
[11:40:44.015] DEBUG: <PixTestPhOptimization.cc/setParameter:L42> setting fSafetyMarginLow ->20<- from sval = 20
[11:40:44.015] DEBUG: <PixTestPhOptimization.cc/setParameter:L48> setting fVcalMax ->100<- from sval = 100
[11:40:44.015] DEBUG: <PixTestPhOptimization.cc/setParameter:L53> setting fQuantMax ->0.98<- from sval = 0.98
[11:40:44.016] INFO: ######################################################################
[11:40:44.016] INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:40:44.016] INFO: ######################################################################
[11:40:44.017] DEBUG: <PixTest.cc/efficiencyMaps:L328> attempt #0
[11:40:47.689] INFO: Test took 3672ms.
[11:40:47.707] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:47.707] DEBUG: <PixTest.cc/efficiencyMaps:L339> eff result size = 66543
[11:40:47.707] DEBUG: <PixTest.cc/efficiencyMaps:L344> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:40:47.710] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 20, 20] has eff 0/10
[11:40:47.710] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 20, 20]
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 43, 21] has eff 0/10
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 43, 21]
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 40, 62] has eff 4/10
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 40, 62]
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 25, 34] has eff 0/10
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 25, 34]
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 60] has eff 0/10
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 60]
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 63] has eff 0/10
[11:40:47.711] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 63]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 75] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 75]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 1, 79] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 1, 79]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 32, 35] has eff 5/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 32, 35]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 40, 79] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 40, 79]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 49, 3] has eff 8/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 49, 3]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 49, 46] has eff 4/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 49, 46]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 8, 79] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 8, 79]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 34, 0] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 34, 0]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 37, 0] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 37, 0]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 47, 0] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 47, 0]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 51, 0] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 51, 0]
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 50, 1] has eff 0/10
[11:40:47.712] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 50, 1]
[11:40:47.713] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 9, 29] has eff 0/10
[11:40:47.713] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 9, 29]
[11:40:47.713] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 16, 55] has eff 0/10
[11:40:47.713] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 16, 55]
[11:40:47.713] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 17, 55] has eff 0/10
[11:40:47.713] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 17, 55]
[11:40:47.723] DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 21
[11:40:47.723] DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:40:47.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:40:47.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:40:47.907] DEBUG: <PixTest.cc/phMaps:L264> attempt #0
[11:40:51.656] INFO: Test took 3749ms.
[11:40:51.718] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:51.718] DEBUG: <PixTest.cc/phMaps:L275> eff result size = 66544
[11:40:51.718] DEBUG: <PixTest.cc/phMaps:L282> Create hists maxphmap_C0 .. maxphmap_C15
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 204.167
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 204
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.038
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 202
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 210.346
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 211
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.625
[11:40:51.722] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 202
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 200.78
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 200
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 205.544
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 206
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 203.679
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 203
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 207.307
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 208
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 205.479
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 206
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 216.684
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 216
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 207.743
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 208
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.705
[11:40:51.723] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 215.099
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 216
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 214.248
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 214
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 203.54
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,52] phvalue 203
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 207.935
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 208
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:40:51.724] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:40:51.732] DEBUG: <PixTest.cc/phMaps:L264> attempt #0
[11:40:55.474] INFO: Test took 3742ms.
[11:40:55.540] INFO: Fetched DAQ statistics. Counters are being reset now.
[11:40:55.541] DEBUG: <PixTest.cc/phMaps:L275> eff result size = 66543
[11:40:55.541] DEBUG: <PixTest.cc/phMaps:L282> Create hists minphmap_C0 .. minphmap_C15
[11:40:55.544] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:40:55.544] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 69minph_roc = 5
[11:40:55.544] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.6989
[11:40:55.544] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 95
[11:40:55.544] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.2066
[11:40:55.544] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 88
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.2705
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 89
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5297
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 81
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.2416
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 92
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.793
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 73
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.3958
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 92
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1298
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 87
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.1951
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 93
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.0903
[11:40:55.545] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,66] phvalue 99
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6845
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 89
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6602
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 70
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.6048
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 97
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.9702
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 98
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4766
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 82
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.832
[11:40:55.546] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 93
[11:40:55.548] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 0 0
[11:40:55.548] INFO: The DUT currently contains the following objects:
[11:40:55.548] INFO: 2 TBM Cores tbm08c (2 ON)
[11:40:55.548] INFO: TBM Core alpha (0): 7 registers set
[11:40:55.548] INFO: TBM Core beta (1): 7 registers set
[11:40:55.548] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:40:55.548] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.548] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.548] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.548] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.548] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:55.549] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.642] INFO: Test took 1093ms.
[11:40:56.643] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:40:56.643] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 1 1
[11:40:56.643] INFO: The DUT currently contains the following objects:
[11:40:56.643] INFO: 2 TBM Cores tbm08c (2 ON)
[11:40:56.643] INFO: TBM Core alpha (0): 7 registers set
[11:40:56.643] INFO: TBM Core beta (1): 7 registers set
[11:40:56.643] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:40:56.643] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.643] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:56.644] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.735] INFO: Test took 1091ms.
[11:40:57.736] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:40:57.736] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[11:40:57.736] INFO: The DUT currently contains the following objects:
[11:40:57.736] INFO: 2 TBM Cores tbm08c (2 ON)
[11:40:57.736] INFO: TBM Core alpha (0): 7 registers set
[11:40:57.736] INFO: TBM Core beta (1): 7 registers set
[11:40:57.736] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:40:57.736] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.736] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:57.737] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.829] INFO: Test took 1092ms.
[11:40:58.830] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:40:58.830] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 3 3
[11:40:58.830] INFO: The DUT currently contains the following objects:
[11:40:58.830] INFO: 2 TBM Cores tbm08c (2 ON)
[11:40:58.830] INFO: TBM Core alpha (0): 7 registers set
[11:40:58.830] INFO: TBM Core beta (1): 7 registers set
[11:40:58.830] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:40:58.830] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:58.830] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.922] INFO: Test took 1092ms.
[11:40:59.923] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:40:59.923] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[11:40:59.923] INFO: The DUT currently contains the following objects:
[11:40:59.923] INFO: 2 TBM Cores tbm08c (2 ON)
[11:40:59.923] INFO: TBM Core alpha (0): 7 registers set
[11:40:59.923] INFO: TBM Core beta (1): 7 registers set
[11:40:59.923] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:40:59.923] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:40:59.924] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.019] INFO: Test took 1095ms.
[11:41:01.020] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:01.020] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 5 5
[11:41:01.020] INFO: The DUT currently contains the following objects:
[11:41:01.020] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:01.020] INFO: TBM Core alpha (0): 7 registers set
[11:41:01.020] INFO: TBM Core beta (1): 7 registers set
[11:41:01.020] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:01.020] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:01.020] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.114] INFO: Test took 1094ms.
[11:41:02.115] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:02.115] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[11:41:02.115] INFO: The DUT currently contains the following objects:
[11:41:02.115] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:02.115] INFO: TBM Core alpha (0): 7 registers set
[11:41:02.115] INFO: TBM Core beta (1): 7 registers set
[11:41:02.115] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:02.115] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.115] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.116] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.116] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.116] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.116] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.116] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:02.116] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.210] INFO: Test took 1094ms.
[11:41:03.211] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:03.212] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[11:41:03.212] INFO: The DUT currently contains the following objects:
[11:41:03.212] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:03.212] INFO: TBM Core alpha (0): 7 registers set
[11:41:03.212] INFO: TBM Core beta (1): 7 registers set
[11:41:03.212] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:03.212] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:03.212] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.306] INFO: Test took 1094ms.
[11:41:04.307] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:04.307] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 8 8
[11:41:04.307] INFO: The DUT currently contains the following objects:
[11:41:04.308] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:04.308] INFO: TBM Core alpha (0): 7 registers set
[11:41:04.308] INFO: TBM Core beta (1): 7 registers set
[11:41:04.308] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:04.308] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:04.308] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.402] INFO: Test took 1094ms.
[11:41:05.402] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:05.403] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 66, 9 9
[11:41:05.403] INFO: The DUT currently contains the following objects:
[11:41:05.403] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:05.403] INFO: TBM Core alpha (0): 7 registers set
[11:41:05.403] INFO: TBM Core beta (1): 7 registers set
[11:41:05.403] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:05.403] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:05.403] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.495] INFO: Test took 1092ms.
[11:41:06.496] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:06.496] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 10 10
[11:41:06.496] INFO: The DUT currently contains the following objects:
[11:41:06.496] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:06.496] INFO: TBM Core alpha (0): 7 registers set
[11:41:06.496] INFO: TBM Core beta (1): 7 registers set
[11:41:06.496] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:06.496] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:06.496] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.593] INFO: Test took 1097ms.
[11:41:07.594] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:07.594] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 11 11
[11:41:07.594] INFO: The DUT currently contains the following objects:
[11:41:07.594] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:07.595] INFO: TBM Core alpha (0): 7 registers set
[11:41:07.595] INFO: TBM Core beta (1): 7 registers set
[11:41:07.595] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:07.595] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:07.595] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.689] INFO: Test took 1094ms.
[11:41:08.690] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:08.690] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[11:41:08.690] INFO: The DUT currently contains the following objects:
[11:41:08.690] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:08.690] INFO: TBM Core alpha (0): 7 registers set
[11:41:08.690] INFO: TBM Core beta (1): 7 registers set
[11:41:08.690] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:08.690] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:08.690] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.785] INFO: Test took 1095ms.
[11:41:09.786] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:09.786] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 13 13
[11:41:09.786] INFO: The DUT currently contains the following objects:
[11:41:09.786] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:09.786] INFO: TBM Core alpha (0): 7 registers set
[11:41:09.786] INFO: TBM Core beta (1): 7 registers set
[11:41:09.786] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:09.786] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:09.787] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.882] INFO: Test took 1095ms.
[11:41:10.882] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:10.883] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 14 14
[11:41:10.883] INFO: The DUT currently contains the following objects:
[11:41:10.883] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:10.883] INFO: TBM Core alpha (0): 7 registers set
[11:41:10.883] INFO: TBM Core beta (1): 7 registers set
[11:41:10.883] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:10.883] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:10.883] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.980] INFO: Test took 1097ms.
[11:41:11.981] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:11.981] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 15 15
[11:41:11.981] INFO: The DUT currently contains the following objects:
[11:41:11.981] INFO: 2 TBM Cores tbm08c (2 ON)
[11:41:11.981] INFO: TBM Core alpha (0): 7 registers set
[11:41:11.981] INFO: TBM Core beta (1): 7 registers set
[11:41:11.981] INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[11:41:11.981] INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.981] INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.982] INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:11.982] INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[11:41:13.075] INFO: Test took 1093ms.
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC7
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC10
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC12
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[11:41:13.076] DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[11:41:13.080] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:07.534] INFO: Test took 174454ms.
[11:44:09.361] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:03.551] INFO: Test took 174190ms.
[11:47:05.225] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.226] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip0
[11:47:05.226] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.226] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip1
[11:47:05.226] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.226] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip2
[11:47:05.226] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.227] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip3
[11:47:05.227] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.227] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip4
[11:47:05.227] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.227] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip5
[11:47:05.228] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.228] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip6
[11:47:05.228] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.228] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip7
[11:47:05.228] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.228] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip8
[11:47:05.229] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.229] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip9
[11:47:05.229] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.229] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip10
[11:47:05.229] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.230] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip11
[11:47:05.230] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.230] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip12
[11:47:05.230] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.230] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip13
[11:47:05.230] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.231] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip14
[11:47:05.231] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> before assigning th2_sol to vector component
[11:47:05.231] DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L934> after assigning th2_sol to vector component, chip15
[11:47:05.231] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.236] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.242] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.248] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.253] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.258] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.264] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.269] INFO: safety margin for low PH: adding 1, margin is now 21
[11:47:05.275] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.280] INFO: safety margin for low PH: adding 1, margin is now 21
[11:47:05.286] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.291] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.297] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.302] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.308] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.313] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.319] INFO: safety margin for low PH: adding 1, margin is now 21
[11:47:05.324] INFO: safety margin for low PH: adding 2, margin is now 22
[11:47:05.329] INFO: safety margin for low PH: adding 3, margin is now 23
[11:47:05.335] INFO: safety margin for low PH: adding 4, margin is now 24
[11:47:05.340] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.346] INFO: safety margin for low PH: adding 1, margin is now 21
[11:47:05.351] INFO: safety margin for low PH: adding 2, margin is now 22
[11:47:05.357] INFO: safety margin for low PH: adding 3, margin is now 23
[11:47:05.362] INFO: safety margin for low PH: adding 0, margin is now 20
[11:47:05.368] DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C0.dat
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C1.dat
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C2.dat
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C3.dat
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C4.dat
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C5.dat
[11:47:05.417] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C6.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C7.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C8.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C9.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C10.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C11.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C12.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C13.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C14.dat
[11:47:05.418] INFO: write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//dacParameters35_C15.dat
[11:47:09.154] INFO: Test took 3731ms.
[11:47:13.126] INFO: Test took 3695ms.
[11:47:17.141] INFO: Test took 3733ms.
[11:47:17.424] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:18.328] INFO: Test took 904ms.
[11:47:18.331] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:19.424] INFO: Test took 1093ms.
[11:47:19.427] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:20.521] INFO: Test took 1094ms.
[11:47:20.524] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:21.617] INFO: Test took 1093ms.
[11:47:21.620] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:22.713] INFO: Test took 1093ms.
[11:47:22.716] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:23.808] INFO: Test took 1092ms.
[11:47:23.812] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:24.903] INFO: Test took 1092ms.
[11:47:24.907] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:25.996] INFO: Test took 1089ms.
[11:47:25.000] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:27.091] INFO: Test took 1092ms.
[11:47:27.094] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:28.186] INFO: Test took 1092ms.
[11:47:28.189] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:29.281] INFO: Test took 1093ms.
[11:47:29.285] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:30.376] INFO: Test took 1092ms.
[11:47:30.380] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:31.473] INFO: Test took 1093ms.
[11:47:31.476] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:32.569] INFO: Test took 1093ms.
[11:47:32.573] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:33.666] INFO: Test took 1093ms.
[11:47:33.669] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:34.759] INFO: Test took 1090ms.
[11:47:34.762] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:35.854] INFO: Test took 1092ms.
[11:47:35.857] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:36.948] INFO: Test took 1091ms.
[11:47:36.951] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:38.043] INFO: Test took 1092ms.
[11:47:38.046] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:39.138] INFO: Test took 1092ms.
[11:47:39.141] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:40.232] INFO: Test took 1091ms.
[11:47:40.236] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:41.325] INFO: Test took 1089ms.
[11:47:41.328] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:42.419] INFO: Test took 1091ms.
[11:47:42.422] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:43.513] INFO: Test took 1091ms.
[11:47:43.516] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:44.609] INFO: Test took 1093ms.
[11:47:44.613] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:45.703] INFO: Test took 1090ms.
[11:47:45.707] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:46.799] INFO: Test took 1092ms.
[11:47:46.802] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:47.894] INFO: Test took 1092ms.
[11:47:47.898] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:48.989] INFO: Test took 1091ms.
[11:47:48.992] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:50.083] INFO: Test took 1091ms.
[11:47:50.087] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:51.178] INFO: Test took 1091ms.
[11:47:51.182] INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:47:52.273] INFO: Test took 1091ms.
[11:47:52.858] INFO: PixTestPhOptimization::doTest() done, duration: 428 seconds
[11:47:52.858] INFO: PH scale (per ROC): 77 72 86 77 71 88 79 80 74 79 72 75 85 80 80 80
[11:47:52.858] INFO: PH offset (per ROC): 156 165 159 171 161 170 159 165 162 154 167 178 152 155 169 158
[11:47:53.003] DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[11:47:53.004] INFO: ######################################################################
[11:47:53.004] INFO: PixTestGainPedestal::fullTest() ntrig = 10
[11:47:53.004] INFO: ######################################################################
[11:47:53.004] DEBUG: <PixTestGainPedestal.cc/measure:L192> using FLAGS = 16
[11:47:53.015] INFO: scanning low vcal = 10
[11:47:56.328] INFO: Test took 3313ms.
[11:47:56.332] INFO: scanning low vcal = 20
[11:47:59.658] INFO: Test took 3325ms.
[11:47:59.663] INFO: scanning low vcal = 30
[11:48:03.010] INFO: Test took 3347ms.
[11:48:03.022] INFO: scanning low vcal = 40
[11:48:06.740] INFO: Test took 3718ms.
[11:48:06.800] INFO: scanning low vcal = 50
[11:48:10.570] INFO: Test took 3770ms.
[11:48:10.631] INFO: scanning low vcal = 60
[11:48:14.401] INFO: Test took 3770ms.
[11:48:14.464] INFO: scanning low vcal = 70
[11:48:18.244] INFO: Test took 3780ms.
[11:48:18.305] INFO: scanning low vcal = 80
[11:48:22.073] INFO: Test took 3768ms.
[11:48:22.135] INFO: scanning low vcal = 90
[11:48:25.916] INFO: Test took 3781ms.
[11:48:25.977] INFO: scanning low vcal = 100
[11:48:29.756] INFO: Test took 3779ms.
[11:48:29.818] INFO: scanning low vcal = 110
[11:48:33.584] INFO: Test took 3766ms.
[11:48:33.646] INFO: scanning low vcal = 120
[11:48:37.445] INFO: Test took 3799ms.
[11:48:37.507] INFO: scanning low vcal = 130
[11:48:41.391] INFO: Test took 3884ms.
[11:48:41.453] INFO: scanning low vcal = 140
[11:48:45.332] INFO: Test took 3879ms.
[11:48:45.394] INFO: scanning low vcal = 150
[11:48:49.181] INFO: Test took 3786ms.
[11:48:49.241] INFO: scanning low vcal = 160
[11:48:53.012] INFO: Test took 3771ms.
[11:48:53.073] INFO: scanning low vcal = 170
[11:48:56.854] INFO: Test took 3781ms.
[11:48:56.915] INFO: scanning low vcal = 180
[11:49:00.715] INFO: Test took 3800ms.
[11:49:00.778] INFO: scanning low vcal = 190
[11:49:04.549] INFO: Test took 3771ms.
[11:49:04.608] INFO: scanning low vcal = 200
[11:49:08.377] INFO: Test took 3769ms.
[11:49:08.437] INFO: scanning low vcal = 210
[11:49:12.214] INFO: Test took 3777ms.
[11:49:12.276] INFO: scanning low vcal = 220
[11:49:16.026] INFO: Test took 3750ms.
[11:49:16.085] INFO: scanning low vcal = 230
[11:49:19.859] INFO: Test took 3774ms.
[11:49:19.921] INFO: scanning low vcal = 240
[11:49:23.694] INFO: Test took 3773ms.
[11:49:23.757] INFO: scanning low vcal = 250
[11:49:27.519] INFO: Test took 3762ms.
[11:49:27.580] INFO: scanning high vcal = 30 (= 210 in low range)
[11:49:31.361] INFO: Test took 3781ms.
[11:49:31.421] INFO: scanning high vcal = 50 (= 350 in low range)
[11:49:35.199] INFO: Test took 3778ms.
[11:49:35.258] INFO: scanning high vcal = 70 (= 490 in low range)
[11:49:39.021] INFO: Test took 3763ms.
[11:49:39.080] INFO: scanning high vcal = 90 (= 630 in low range)
[11:49:42.875] INFO: Test took 3795ms.
[11:49:42.937] INFO: scanning high vcal = 200 (= 1400 in low range)
[11:49:46.705] INFO: Test took 3768ms.
[11:49:47.246] INFO: PixTestGainPedestal::measure() done
[11:49:47.248] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C0
[11:49:47.248] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C1
[11:49:47.248] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C2
[11:49:47.248] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C3
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C4
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C5
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C6
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C7
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C8
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C9
[11:49:47.249] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C10
[11:49:47.250] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C11
[11:49:47.250] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C12
[11:49:47.250] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C13
[11:49:47.250] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C14
[11:49:47.250] DEBUG: <PixTestGainPedestal.cc/fit:L380> Create hist gainPedestalP1_C15
[11:50:16.097] INFO: PixTestGainPedestal::fit() done
[11:50:16.097] INFO: non-linearity mean: 0.952 0.959 0.957 0.950 0.952 0.960 0.959 0.956 0.949 0.951 0.955 0.955 0.964 0.958 0.959 0.954
[11:50:16.097] INFO: non-linearity RMS: 0.007 0.006 0.006 0.007 0.006 0.006 0.006 0.006 0.007 0.006 0.009 0.006 0.006 0.005 0.004 0.006
[11:50:16.097] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C0.dat
[11:50:16.114] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C1.dat
[11:50:16.131] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C2.dat
[11:50:16.148] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C3.dat
[11:50:16.165] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C4.dat
[11:50:16.182] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C5.dat
[11:50:16.199] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C6.dat
[11:50:16.216] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C7.dat
[11:50:16.233] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C8.dat
[11:50:16.250] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C9.dat
[11:50:16.268] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C10.dat
[11:50:16.285] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C11.dat
[11:50:16.302] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C12.dat
[11:50:16.319] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C13.dat
[11:50:16.336] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C14.dat
[11:50:16.353] INFO: write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3019_FullQualification_2015-07-31_09h17m_1438327071//002_Fulltest_m20//phCalibrationFitErr35_C15.dat
[11:50:16.370] INFO: PixTestGainPedestal::doTest() done, duration: 143 seconds
[11:50:16.370] DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[11:50:16.376] DEBUG: <PixTestFullTest.cc/~PixTestFullTest:L78> PixTestFullTest dtor
[11:50:16.376] INFO: enter test to run
[11:50:16.376] INFO: test: q no parameter change
[11:50:16.376] DEBUG: <PixMonitor.cc/dumpSummaries:L34> PixMonitor::dumpSummaries
[11:50:16.506] QUIET: Connection to board 105 closed.
[11:50:16.507] INFO: pXar: this is the end, my friend
[11:50:16.507] DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
MoReWeb-v0.6.7-17-g62372b6 on branch psi46master