[09:55:08.857] <TB0> INFO: *** Welcome to pxar ***
[09:55:08.857] <TB0> INFO: *** Today: 2016/11/03
[09:55:08.881] <TB0> INFO: *** Version: c8ba-dirty
[09:55:08.881] <TB0> INFO: readRocDacs: /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C0.dat .. /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C15.dat
[09:55:08.881] <TB0> INFO: readTbmDacs: /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//tbmParameters_C0a.dat .. /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//tbmParameters_C1b.dat
[09:55:08.881] <TB0> INFO: readMaskFile: /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//defaultMaskFile.dat
[09:55:08.881] <TB0> INFO: readTrimFile: /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters_C0.dat .. /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters_C15.dat
[09:55:08.941] <TB0> INFO: clk: 4
[09:55:08.941] <TB0> INFO: ctr: 4
[09:55:08.941] <TB0> INFO: sda: 19
[09:55:08.941] <TB0> INFO: tin: 9
[09:55:08.941] <TB0> INFO: level: 15
[09:55:08.941] <TB0> INFO: triggerdelay: 0
[09:55:08.942] <TB0> QUIET: Instanciating API for pxar v2.7.6+61~g7f4a123
[09:55:08.942] <TB0> INFO: Log level: INFO
[09:55:08.950] <TB0> INFO: Found DTB DTB_WRQ4OZ
[09:55:08.961] <TB0> QUIET: Connection to board DTB_WRQ4OZ opened.
[09:55:08.963] <TB0> INFO: DTB startup information
--- DTB info------------------------------------------
Board id: 71
HW version: DTB1.2
FW version: 4.6
SW version: 4.7
Options:
USB id: DTB_WRQ4OZ
MAC address: 40D855118047
Hostname: pixelDTB071
Comment:
------------------------------------------------------
[09:55:08.965] <TB0> INFO: RPC call hashes of host and DTB match: 486171790
[09:55:10.453] <TB0> INFO: DUT info:
[09:55:10.453] <TB0> INFO: The DUT currently contains the following objects:
[09:55:10.453] <TB0> INFO: 4 TBM Cores tbm10c (4 ON)
[09:55:10.453] <TB0> INFO: TBM Core alpha (0): 7 registers set
[09:55:10.453] <TB0> INFO: TBM Core beta (1): 7 registers set
[09:55:10.453] <TB0> INFO: TBM Core alpha (2): 7 registers set
[09:55:10.453] <TB0> INFO: TBM Core beta (3): 7 registers set
[09:55:10.453] <TB0> INFO: 16 ROCs proc600 (16 ON) with 4160 pixelConfigs
[09:55:10.453] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.453] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:55:10.854] <TB0> INFO: enter 'restricted' command line mode
[09:55:10.854] <TB0> INFO: enter test to run
[09:55:10.854] <TB0> INFO: test: pretest no parameter change
[09:55:10.854] <TB0> INFO: running: pretest
[09:55:10.858] <TB0> INFO: ######################################################################
[09:55:10.858] <TB0> INFO: PixTestPretest::doTest()
[09:55:10.858] <TB0> INFO: ######################################################################
[09:55:10.859] <TB0> INFO: ----------------------------------------------------------------------
[09:55:10.859] <TB0> INFO: PixTestPretest::programROC()
[09:55:10.859] <TB0> INFO: ----------------------------------------------------------------------
[09:55:28.872] <TB0> INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:55:28.872] <TB0> INFO: IA differences per ROC: 17.7 19.3 21.7 19.3 18.5 20.1 18.5 16.9 21.7 21.7 19.3 19.3 19.3 19.3 23.3 19.3
[09:55:28.945] <TB0> INFO: ----------------------------------------------------------------------
[09:55:28.945] <TB0> INFO: PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:55:28.945] <TB0> INFO: ----------------------------------------------------------------------
[09:55:36.632] <TB0> INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[09:55:36.632] <TB0> INFO: i(loss) [mA/ROC]: 19.3 19.3 19.3 19.3 19.3 19.3 20.1 19.3 19.3 19.3 19.3 19.3 19.3 19.3 19.3 19.3
[09:55:36.659] <TB0> INFO: ----------------------------------------------------------------------
[09:55:36.659] <TB0> INFO: PixTestPretest::findTiming()
[09:55:36.659] <TB0> INFO: ----------------------------------------------------------------------
[09:55:36.659] <TB0> INFO: PixTestCmd::init()

[09:56:08.217] <TB0> INFO: TBM phases: 160MHz: 0, 400MHz: 6, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[09:56:08.217] <TB0> INFO: (success/tries = 100/100), width = 4
[09:56:09.724] <TB0> INFO: ----------------------------------------------------------------------
[09:56:09.724] <TB0> INFO: PixTestPretest::findWorkingPixel()
[09:56:09.724] <TB0> INFO: ----------------------------------------------------------------------
[09:56:09.817] <TB0> INFO: Expecting 231680 events.
[09:56:19.503] <TB0> INFO: 231680 events read in total (9094ms).
[09:56:19.514] <TB0> INFO: Test took 9787ms.
[09:56:19.763] <TB0> INFO: Found working pixel in all ROCs: col/row = 12/22
[09:56:19.798] <TB0> INFO: ----------------------------------------------------------------------
[09:56:19.798] <TB0> INFO: PixTestPretest::setVthrCompCalDel()
[09:56:19.798] <TB0> INFO: ----------------------------------------------------------------------
[09:56:19.892] <TB0> INFO: Expecting 231680 events.
[09:56:29.573] <TB0> INFO: 231680 events read in total (9090ms).
[09:56:29.584] <TB0> INFO: Test took 9781ms.
[09:56:29.837] <TB0> INFO: PixTestPretest::setVthrCompCalDel() done
[09:56:29.837] <TB0> INFO: CalDel: 102 110 113 102 88 94 85 90 93 89 97 111 107 106 108 94
[09:56:29.837] <TB0> INFO: VthrComp: 51 51 51 51 52 51 51 51 51 51 51 51 51 51 51 51
[09:56:29.839] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C0.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C1.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C2.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C3.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C4.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C5.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C6.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C7.dat
[09:56:29.840] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C8.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C9.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C10.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C11.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C12.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C13.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C14.dat
[09:56:29.841] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters_C15.dat
[09:56:29.841] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//tbmParameters_C0a.dat
[09:56:29.841] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//tbmParameters_C0b.dat
[09:56:29.842] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//tbmParameters_C1a.dat
[09:56:29.842] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//tbmParameters_C1b.dat
[09:56:29.842] <TB0> INFO: PixTestPretest::doTest() done, duration: 78 seconds
[09:56:29.895] <TB0> INFO: enter test to run
[09:56:29.895] <TB0> INFO: test: FullTest no parameter change
[09:56:29.895] <TB0> INFO: running: fulltest
[09:56:29.895] <TB0> INFO: ######################################################################
[09:56:29.895] <TB0> INFO: PixTestFullTest::doTest()
[09:56:29.895] <TB0> INFO: ######################################################################
[09:56:29.896] <TB0> INFO: ######################################################################
[09:56:29.897] <TB0> INFO: PixTestAlive::doTest()
[09:56:29.897] <TB0> INFO: ######################################################################
[09:56:29.898] <TB0> INFO: ----------------------------------------------------------------------
[09:56:29.898] <TB0> INFO: PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:56:29.898] <TB0> INFO: ----------------------------------------------------------------------
[09:56:30.135] <TB0> INFO: Expecting 41600 events.
[09:56:33.654] <TB0> INFO: 41600 events read in total (2927ms).
[09:56:33.655] <TB0> INFO: Test took 3755ms.
[09:56:33.883] <TB0> INFO: PixTestAlive::aliveTest() done
[09:56:33.883] <TB0> INFO: number of dead pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[09:56:33.884] <TB0> INFO: ----------------------------------------------------------------------
[09:56:33.884] <TB0> INFO: PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:56:33.884] <TB0> INFO: ----------------------------------------------------------------------
[09:56:34.122] <TB0> INFO: Expecting 41600 events.
[09:56:37.121] <TB0> INFO: 41600 events read in total (2407ms).
[09:56:37.121] <TB0> INFO: Test took 3235ms.
[09:56:37.122] <TB0> INFO: mask vs. old pixelAlive PixelAlive_C0_V0 .. PixelAlive_C15_V0
[09:56:37.361] <TB0> INFO: PixTestAlive::maskTest() done
[09:56:37.361] <TB0> INFO: number of mask-defect pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[09:56:37.363] <TB0> INFO: ----------------------------------------------------------------------
[09:56:37.363] <TB0> INFO: PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:56:37.363] <TB0> INFO: ----------------------------------------------------------------------
[09:56:37.605] <TB0> INFO: Expecting 41600 events.
[09:56:41.052] <TB0> INFO: 41600 events read in total (2855ms).
[09:56:41.053] <TB0> INFO: Test took 3689ms.
[09:56:41.279] <TB0> INFO: PixTestAlive::addressDecodingTest() done
[09:56:41.279] <TB0> INFO: number of address-decoding pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[09:56:41.279] <TB0> INFO: PixTestAlive::doTest() done, duration: 11 seconds
[09:56:41.279] <TB0> INFO: Decoding statistics:
[09:56:41.279] <TB0> INFO: General information:
[09:56:41.279] <TB0> INFO: 16bit words read: 0
[09:56:41.279] <TB0> INFO: valid events total: 0
[09:56:41.279] <TB0> INFO: empty events: 0
[09:56:41.279] <TB0> INFO: valid events with pixels: 0
[09:56:41.279] <TB0> INFO: valid pixel hits: 0
[09:56:41.279] <TB0> INFO: Event errors: 0
[09:56:41.279] <TB0> INFO: start marker: 0
[09:56:41.279] <TB0> INFO: stop marker: 0
[09:56:41.279] <TB0> INFO: overflow: 0
[09:56:41.279] <TB0> INFO: invalid 5bit words: 0
[09:56:41.279] <TB0> INFO: invalid XOR eye diagram: 0
[09:56:41.279] <TB0> INFO: frame (failed synchr.): 0
[09:56:41.279] <TB0> INFO: idle data (no TBM trl): 0
[09:56:41.279] <TB0> INFO: no data (only TBM hdr): 0
[09:56:41.279] <TB0> INFO: TBM errors: 0
[09:56:41.279] <TB0> INFO: flawed TBM headers: 0
[09:56:41.279] <TB0> INFO: flawed TBM trailers: 0
[09:56:41.279] <TB0> INFO: event ID mismatches: 0
[09:56:41.279] <TB0> INFO: ROC errors: 0
[09:56:41.279] <TB0> INFO: missing ROC header(s): 0
[09:56:41.279] <TB0> INFO: misplaced readback start: 0
[09:56:41.279] <TB0> INFO: Pixel decoding errors: 0
[09:56:41.279] <TB0> INFO: pixel data incomplete: 0
[09:56:41.279] <TB0> INFO: pixel address: 0
[09:56:41.279] <TB0> INFO: pulse height fill bit: 0
[09:56:41.279] <TB0> INFO: buffer corruption: 0
[09:56:41.283] <TB0> INFO: readReadbackCal: /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C0.dat .. /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C15.dat
[09:56:41.284] <TB0> INFO: readGainPedestalParameters /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr_C0.dat .. /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr_C15.dat

[09:56:41.284] <TB0> INFO: ######################################################################
[09:56:41.284] <TB0> INFO: PixTestReadback::doTest()
[09:56:41.284] <TB0> INFO: ######################################################################
[09:56:41.284] <TB0> INFO: ----------------------------------------------------------------------
[09:56:41.284] <TB0> INFO: PixTestReadback::CalibrateVd()
[09:56:41.284] <TB0> INFO: ----------------------------------------------------------------------
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C0.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C1.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C2.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C3.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C4.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C5.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C6.dat
[09:56:51.221] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C7.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C8.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C9.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C10.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C11.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C12.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C13.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C14.dat
[09:56:51.222] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C15.dat
[09:56:51.260] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[09:56:51.260] <TB0> INFO: ----------------------------------------------------------------------
[09:56:51.260] <TB0> INFO: PixTestReadback::CalibrateVa()
[09:56:51.260] <TB0> INFO: ----------------------------------------------------------------------
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C0.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C1.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C2.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C3.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C4.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C5.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C6.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C7.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C8.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C9.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C10.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C11.dat
[09:57:01.213] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C12.dat
[09:57:01.214] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C13.dat
[09:57:01.214] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C14.dat
[09:57:01.214] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C15.dat
[09:57:01.242] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[09:57:01.242] <TB0> INFO: ----------------------------------------------------------------------
[09:57:01.242] <TB0> INFO: PixTestReadback::readbackVbg()
[09:57:01.242] <TB0> INFO: ----------------------------------------------------------------------
[09:57:08.890] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[09:57:08.890] <TB0> INFO: ----------------------------------------------------------------------
[09:57:08.890] <TB0> INFO: PixTestReadback::getCalibratedVbg()
[09:57:08.890] <TB0> INFO: ----------------------------------------------------------------------
[09:57:08.890] <TB0> INFO: Vbg will be calibrated using Vd calibration
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 0: uncalibrated Vbg = 152.4calibrated Vbg = 1.17007 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 1: uncalibrated Vbg = 152.5calibrated Vbg = 1.1691 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 2: uncalibrated Vbg = 160.9calibrated Vbg = 1.17111 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 3: uncalibrated Vbg = 161calibrated Vbg = 1.1558 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 4: uncalibrated Vbg = 147.9calibrated Vbg = 1.16406 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 5: uncalibrated Vbg = 146.9calibrated Vbg = 1.17361 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 6: uncalibrated Vbg = 163.9calibrated Vbg = 1.17512 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 7: uncalibrated Vbg = 160.5calibrated Vbg = 1.16809 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 8: uncalibrated Vbg = 160.3calibrated Vbg = 1.17048 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 9: uncalibrated Vbg = 141.2calibrated Vbg = 1.16735 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 10: uncalibrated Vbg = 149.7calibrated Vbg = 1.15653 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 11: uncalibrated Vbg = 141.3calibrated Vbg = 1.1578 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 12: uncalibrated Vbg = 157.3calibrated Vbg = 1.16472 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 13: uncalibrated Vbg = 167.4calibrated Vbg = 1.16899 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 14: uncalibrated Vbg = 164.1calibrated Vbg = 1.17266 :::*/*/*/*/
[09:57:08.890] <TB0> INFO: /*/*/*/*::: ROC 15: uncalibrated Vbg = 148.2calibrated Vbg = 1.16354 :::*/*/*/*/
[09:57:08.892] <TB0> INFO: ----------------------------------------------------------------------
[09:57:08.892] <TB0> INFO: PixTestReadback::CalibrateIa()
[09:57:08.893] <TB0> INFO: ----------------------------------------------------------------------
[09:59:49.240] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C0.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C1.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C2.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C3.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C4.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C5.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C6.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C7.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C8.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C9.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C10.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C11.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C12.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C13.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C14.dat
[09:59:49.241] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//readbackCal_C15.dat
[09:59:49.270] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[09:59:49.271] <TB0> INFO: PixTestReadback::doTest() done
[09:59:49.271] <TB0> INFO: Decoding statistics:
[09:59:49.271] <TB0> INFO: General information:
[09:59:49.271] <TB0> INFO: 16bit words read: 1536
[09:59:49.271] <TB0> INFO: valid events total: 256
[09:59:49.271] <TB0> INFO: empty events: 256
[09:59:49.271] <TB0> INFO: valid events with pixels: 0
[09:59:49.271] <TB0> INFO: valid pixel hits: 0
[09:59:49.271] <TB0> INFO: Event errors: 0
[09:59:49.271] <TB0> INFO: start marker: 0
[09:59:49.271] <TB0> INFO: stop marker: 0
[09:59:49.271] <TB0> INFO: overflow: 0
[09:59:49.271] <TB0> INFO: invalid 5bit words: 0
[09:59:49.271] <TB0> INFO: invalid XOR eye diagram: 0
[09:59:49.271] <TB0> INFO: frame (failed synchr.): 0
[09:59:49.271] <TB0> INFO: idle data (no TBM trl): 0
[09:59:49.271] <TB0> INFO: no data (only TBM hdr): 0
[09:59:49.271] <TB0> INFO: TBM errors: 0
[09:59:49.272] <TB0> INFO: flawed TBM headers: 0
[09:59:49.272] <TB0> INFO: flawed TBM trailers: 0
[09:59:49.272] <TB0> INFO: event ID mismatches: 0
[09:59:49.272] <TB0> INFO: ROC errors: 0
[09:59:49.272] <TB0> INFO: missing ROC header(s): 0
[09:59:49.272] <TB0> INFO: misplaced readback start: 0
[09:59:49.272] <TB0> INFO: Pixel decoding errors: 0
[09:59:49.272] <TB0> INFO: pixel data incomplete: 0
[09:59:49.272] <TB0> INFO: pixel address: 0
[09:59:49.272] <TB0> INFO: pulse height fill bit: 0
[09:59:49.272] <TB0> INFO: buffer corruption: 0
[09:59:49.333] <TB0> INFO: ######################################################################
[09:59:49.333] <TB0> INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[09:59:49.333] <TB0> INFO: ######################################################################
[09:59:49.336] <TB0> INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[09:59:49.385] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[09:59:49.385] <TB0> INFO: run 1 of 1
[09:59:49.711] <TB0> INFO: Expecting 3120000 events.
[10:00:19.775] <TB0> INFO: 653065 events read in total (29473ms).
[10:00:50.378] <TB0> INFO: 1304245 events read in total (60076ms).











[10:01:20.726] <TB0> INFO: 1956435 events read in total (90424ms).











[10:01:50.946] <TB0> INFO: 2609865 events read in total (120644ms).











[10:02:14.745] <TB0> INFO: 3120000 events read in total (144443ms).
[10:02:14.920] <TB0> INFO: Test took 145517ms.
[10:02:42.977] <TB0> INFO: PixTestBBMap::doTest() done with 1 decoding errors: , duration: 173 seconds
[10:02:42.977] <TB0> INFO: number of dead bumps (per ROC): 0 0 6 0 2 0 0 1 0 0 0 0 0 1 1 0
[10:02:42.977] <TB0> INFO: separation cut (per ROC): 104 101 108 106 105 111 123 105 111 106 107 96 101 96 96 105
[10:02:42.977] <TB0> INFO: Decoding statistics:
[10:02:42.977] <TB0> INFO: General information:
[10:02:42.977] <TB0> INFO: 16bit words read: 0
[10:02:42.977] <TB0> INFO: valid events total: 0
[10:02:42.977] <TB0> INFO: empty events: 0
[10:02:42.977] <TB0> INFO: valid events with pixels: 0
[10:02:42.977] <TB0> INFO: valid pixel hits: 0
[10:02:42.977] <TB0> INFO: Event errors: 0
[10:02:42.977] <TB0> INFO: start marker: 0
[10:02:42.977] <TB0> INFO: stop marker: 0
[10:02:42.977] <TB0> INFO: overflow: 0
[10:02:42.977] <TB0> INFO: invalid 5bit words: 0
[10:02:42.977] <TB0> INFO: invalid XOR eye diagram: 0
[10:02:42.977] <TB0> INFO: frame (failed synchr.): 0
[10:02:42.977] <TB0> INFO: idle data (no TBM trl): 0
[10:02:42.977] <TB0> INFO: no data (only TBM hdr): 0
[10:02:42.977] <TB0> INFO: TBM errors: 0
[10:02:42.977] <TB0> INFO: flawed TBM headers: 0
[10:02:42.977] <TB0> INFO: flawed TBM trailers: 0
[10:02:42.977] <TB0> INFO: event ID mismatches: 0
[10:02:42.977] <TB0> INFO: ROC errors: 0
[10:02:42.977] <TB0> INFO: missing ROC header(s): 0
[10:02:42.977] <TB0> INFO: misplaced readback start: 0
[10:02:42.977] <TB0> INFO: Pixel decoding errors: 0
[10:02:42.977] <TB0> INFO: pixel data incomplete: 0
[10:02:42.977] <TB0> INFO: pixel address: 0
[10:02:42.977] <TB0> INFO: pulse height fill bit: 0
[10:02:42.977] <TB0> INFO: buffer corruption: 0
[10:02:43.019] <TB0> INFO: ######################################################################
[10:02:43.019] <TB0> INFO: PixTestScurves::fullTest() ntrig = 50, dacs/step = -1, ntrig/step = -1
[10:02:43.019] <TB0> INFO: ######################################################################
[10:02:43.019] <TB0> INFO: ----------------------------------------------------------------------
[10:02:43.019] <TB0> INFO: PixTestScurves::scurves(Vcal), ntrig = 50, dacs/step = -1, ntrig/step = -1
[10:02:43.019] <TB0> INFO: ----------------------------------------------------------------------
[10:02:43.019] <TB0> INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 25 .. 200 (-1/-1) hits flags = 528 (plus default)
[10:02:43.034] <TB0> INFO: dacScan split into 1 runs with ntrig = 50
[10:02:43.034] <TB0> INFO: run 1 of 1
[10:02:43.273] <TB0> INFO: Expecting 36608000 events.
[10:03:09.219] <TB0> INFO: 661900 events read in total (25354ms).
[10:03:33.011] <TB0> INFO: 1309550 events read in total (49146ms).
[10:03:56.616] <TB0> INFO: 1958900 events read in total (72751ms).
[10:04:19.917] <TB0> INFO: 2605300 events read in total (96052ms).
[10:04:43.123] <TB0> INFO: 3253450 events read in total (119258ms).
[10:05:06.184] <TB0> INFO: 3898800 events read in total (142319ms).
[10:05:29.431] <TB0> INFO: 4546450 events read in total (165566ms).
[10:05:52.581] <TB0> INFO: 5191800 events read in total (188716ms).
[10:06:15.650] <TB0> INFO: 5836950 events read in total (211785ms).
[10:06:38.654] <TB0> INFO: 6480650 events read in total (234789ms).
[10:07:01.710] <TB0> INFO: 7121200 events read in total (257845ms).
[10:07:24.952] <TB0> INFO: 7767150 events read in total (281087ms).
[10:07:47.917] <TB0> INFO: 8409950 events read in total (304052ms).
[10:08:10.963] <TB0> INFO: 9055150 events read in total (327098ms).
[10:08:34.027] <TB0> INFO: 9698350 events read in total (350162ms).
[10:08:57.400] <TB0> INFO: 10342300 events read in total (373535ms).
[10:09:20.360] <TB0> INFO: 10982300 events read in total (396496ms).
[10:09:43.397] <TB0> INFO: 11623250 events read in total (419532ms).
[10:10:06.650] <TB0> INFO: 12263950 events read in total (442785ms).
[10:10:29.946] <TB0> INFO: 12903500 events read in total (466081ms).
[10:10:53.463] <TB0> INFO: 13542300 events read in total (489598ms).
[10:11:16.782] <TB0> INFO: 14180800 events read in total (512917ms).
[10:11:39.768] <TB0> INFO: 14819100 events read in total (535903ms).
[10:12:02.766] <TB0> INFO: 15457400 events read in total (558901ms).
[10:12:25.993] <TB0> INFO: 16098050 events read in total (582128ms).
[10:12:49.198] <TB0> INFO: 16735950 events read in total (605333ms).
[10:13:12.299] <TB0> INFO: 17375150 events read in total (628434ms).
[10:13:35.867] <TB0> INFO: 18011350 events read in total (652002ms).
[10:13:59.211] <TB0> INFO: 18647650 events read in total (675346ms).
[10:14:22.532] <TB0> INFO: 19286500 events read in total (698667ms).
[10:14:46.056] <TB0> INFO: 19922550 events read in total (722191ms).
[10:15:09.277] <TB0> INFO: 20559550 events read in total (745412ms).
[10:15:32.534] <TB0> INFO: 21193150 events read in total (768669ms).
[10:15:55.524] <TB0> INFO: 21829200 events read in total (791659ms).
[10:16:18.130] <TB0> INFO: 22463450 events read in total (814265ms).
[10:16:41.165] <TB0> INFO: 23097050 events read in total (837300ms).
[10:17:04.179] <TB0> INFO: 23729650 events read in total (860314ms).
[10:17:27.236] <TB0> INFO: 24362250 events read in total (883371ms).
[10:17:50.431] <TB0> INFO: 24993550 events read in total (906566ms).
[10:18:13.349] <TB0> INFO: 25625100 events read in total (929484ms).
[10:18:35.898] <TB0> INFO: 26256200 events read in total (952033ms).
[10:18:58.557] <TB0> INFO: 26885750 events read in total (974692ms).
[10:19:21.678] <TB0> INFO: 27517350 events read in total (997813ms).
[10:19:44.482] <TB0> INFO: 28148650 events read in total (1020617ms).
[10:20:07.456] <TB0> INFO: 28783600 events read in total (1043591ms).
[10:20:30.229] <TB0> INFO: 29416950 events read in total (1066364ms).
[10:20:53.073] <TB0> INFO: 30050050 events read in total (1089208ms).
[10:21:16.399] <TB0> INFO: 30682450 events read in total (1112534ms).
[10:21:39.358] <TB0> INFO: 31314150 events read in total (1135493ms).
[10:22:02.131] <TB0> INFO: 31945100 events read in total (1158266ms).
[10:22:25.243] <TB0> INFO: 32575100 events read in total (1181378ms).
[10:22:47.981] <TB0> INFO: 33206550 events read in total (1204116ms).
[10:23:10.899] <TB0> INFO: 33835750 events read in total (1227034ms).
[10:23:33.801] <TB0> INFO: 34468400 events read in total (1249936ms).
[10:23:56.707] <TB0> INFO: 35099300 events read in total (1272842ms).
[10:24:19.593] <TB0> INFO: 35734900 events read in total (1295728ms).
[10:24:42.411] <TB0> INFO: 36377000 events read in total (1318546ms).
[10:24:51.279] <TB0> INFO: 36608000 events read in total (1327414ms).
[10:24:51.402] <TB0> INFO: Test took 1328368ms.
[10:24:52.065] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:24:54.119] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:24:55.764] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:24:57.326] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:24:59.138] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:01.009] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:03.366] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:05.861] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:07.002] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:09.994] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:12.167] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:14.627] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:17.083] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:19.579] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:21.974] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:24.559] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[10:25:26.995] <TB0> INFO: PixTestScurves::scurves() done
[10:25:26.995] <TB0> INFO: Vcal mean: 107.74 103.06 119.94 113.33 111.71 111.00 121.81 115.00 112.93 103.34 107.51 102.12 98.92 96.55 102.02 103.92
[10:25:26.995] <TB0> INFO: Vcal RMS: 5.56 5.10 6.43 5.17 4.72 5.31 6.29 5.82 5.17 5.31 5.22 5.06 4.88 7.11 7.13 5.03
[10:25:26.995] <TB0> INFO: PixTestScurves::fullTest() done, duration: 1363 seconds
[10:25:26.995] <TB0> INFO: Decoding statistics:
[10:25:26.995] <TB0> INFO: General information:
[10:25:26.995] <TB0> INFO: 16bit words read: 0
[10:25:26.995] <TB0> INFO: valid events total: 0
[10:25:26.995] <TB0> INFO: empty events: 0
[10:25:26.996] <TB0> INFO: valid events with pixels: 0
[10:25:26.996] <TB0> INFO: valid pixel hits: 0
[10:25:26.996] <TB0> INFO: Event errors: 0
[10:25:26.996] <TB0> INFO: start marker: 0
[10:25:26.996] <TB0> INFO: stop marker: 0
[10:25:26.996] <TB0> INFO: overflow: 0
[10:25:26.996] <TB0> INFO: invalid 5bit words: 0
[10:25:26.996] <TB0> INFO: invalid XOR eye diagram: 0
[10:25:26.996] <TB0> INFO: frame (failed synchr.): 0
[10:25:26.996] <TB0> INFO: idle data (no TBM trl): 0
[10:25:26.996] <TB0> INFO: no data (only TBM hdr): 0
[10:25:26.996] <TB0> INFO: TBM errors: 0
[10:25:26.996] <TB0> INFO: flawed TBM headers: 0
[10:25:26.996] <TB0> INFO: flawed TBM trailers: 0
[10:25:26.996] <TB0> INFO: event ID mismatches: 0
[10:25:26.996] <TB0> INFO: ROC errors: 0
[10:25:26.996] <TB0> INFO: missing ROC header(s): 0
[10:25:26.996] <TB0> INFO: misplaced readback start: 0
[10:25:26.996] <TB0> INFO: Pixel decoding errors: 0
[10:25:26.996] <TB0> INFO: pixel data incomplete: 0
[10:25:26.996] <TB0> INFO: pixel address: 0
[10:25:26.996] <TB0> INFO: pulse height fill bit: 0
[10:25:26.996] <TB0> INFO: buffer corruption: 0
[10:25:27.091] <TB0> INFO: ######################################################################
[10:25:27.091] <TB0> INFO: PixTestTrim::doTest()
[10:25:27.091] <TB0> INFO: ######################################################################
[10:25:27.092] <TB0> INFO: ----------------------------------------------------------------------
[10:25:27.092] <TB0> INFO: PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:25:27.092] <TB0> INFO: ----------------------------------------------------------------------
[10:25:27.139] <TB0> INFO: ---> VthrComp thr map (minimal VthrComp)
[10:25:27.139] <TB0> INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:25:27.153] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:25:27.153] <TB0> INFO: run 1 of 1
[10:25:27.404] <TB0> INFO: Expecting 5025280 events.
[10:25:59.104] <TB0> INFO: 803976 events read in total (31092ms).
[10:26:29.256] <TB0> INFO: 1602736 events read in total (61244ms).
[10:26:59.262] <TB0> INFO: 2397584 events read in total (91250ms).
[10:27:29.757] <TB0> INFO: 3190256 events read in total (121745ms).
[10:27:59.859] <TB0> INFO: 3978880 events read in total (151847ms).
[10:28:29.889] <TB0> INFO: 4767168 events read in total (181877ms).
[10:28:40.274] <TB0> INFO: 5025280 events read in total (192262ms).
[10:28:40.357] <TB0> INFO: Test took 193204ms.
[10:29:05.702] <TB0> INFO: ROC 0 VthrComp = 113
[10:29:05.702] <TB0> INFO: ROC 1 VthrComp = 110
[10:29:05.702] <TB0> INFO: ROC 2 VthrComp = 122
[10:29:05.703] <TB0> INFO: ROC 3 VthrComp = 120
[10:29:05.703] <TB0> INFO: ROC 4 VthrComp = 119
[10:29:05.703] <TB0> INFO: ROC 5 VthrComp = 122
[10:29:05.703] <TB0> INFO: ROC 6 VthrComp = 132
[10:29:05.703] <TB0> INFO: ROC 7 VthrComp = 118
[10:29:05.703] <TB0> INFO: ROC 8 VthrComp = 131
[10:29:05.703] <TB0> INFO: ROC 9 VthrComp = 114
[10:29:05.703] <TB0> INFO: ROC 10 VthrComp = 115
[10:29:05.703] <TB0> INFO: ROC 11 VthrComp = 107
[10:29:05.703] <TB0> INFO: ROC 12 VthrComp = 109
[10:29:05.703] <TB0> INFO: ROC 13 VthrComp = 104
[10:29:05.703] <TB0> INFO: ROC 14 VthrComp = 108
[10:29:05.704] <TB0> INFO: ROC 15 VthrComp = 115
[10:29:05.952] <TB0> INFO: Expecting 41600 events.
[10:29:09.580] <TB0> INFO: 41600 events read in total (3036ms).
[10:29:09.581] <TB0> INFO: Test took 3876ms.
[10:29:09.590] <TB0> INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:29:09.590] <TB0> INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:29:09.602] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:29:09.602] <TB0> INFO: run 1 of 1
[10:29:09.880] <TB0> INFO: Expecting 5025280 events.
[10:29:37.783] <TB0> INFO: 591664 events read in total (27311ms).
[10:30:04.538] <TB0> INFO: 1181032 events read in total (54066ms).
[10:30:30.834] <TB0> INFO: 1770136 events read in total (80362ms).
[10:30:57.500] <TB0> INFO: 2358096 events read in total (107028ms).
[10:31:23.336] <TB0> INFO: 2943648 events read in total (132864ms).
[10:31:49.405] <TB0> INFO: 3528096 events read in total (158933ms).
[10:32:15.615] <TB0> INFO: 4111752 events read in total (185143ms).
[10:32:41.663] <TB0> INFO: 4694704 events read in total (211191ms).
[10:32:56.937] <TB0> INFO: 5025280 events read in total (226465ms).
[10:32:57.022] <TB0> INFO: Test took 227419ms.
[10:33:27.268] <TB0> INFO: roc 0 with ID = 0 has maximal Vcal 59.6806 for pixel 0/57 mean/min/max = 45.6992/31.6471/59.7513
[10:33:27.269] <TB0> INFO: roc 1 with ID = 1 has maximal Vcal 58.228 for pixel 11/50 mean/min/max = 46.5447/34.7486/58.3408
[10:33:27.270] <TB0> INFO: roc 2 with ID = 2 has maximal Vcal 63.6247 for pixel 6/78 mean/min/max = 47.5206/31.3685/63.6727
[10:33:27.270] <TB0> INFO: roc 3 with ID = 3 has maximal Vcal 59.2813 for pixel 43/38 mean/min/max = 45.5199/31.7438/59.296
[10:33:27.272] <TB0> INFO: roc 4 with ID = 4 has maximal Vcal 58.1676 for pixel 0/0 mean/min/max = 45.1057/31.7706/58.4407
[10:33:27.273] <TB0> INFO: roc 5 with ID = 5 has maximal Vcal 59.3143 for pixel 0/46 mean/min/max = 45.0587/30.7069/59.4104
[10:33:27.274] <TB0> INFO: roc 6 with ID = 6 has maximal Vcal 58.4432 for pixel 40/42 mean/min/max = 44.9969/31.3015/58.6924
[10:33:27.274] <TB0> INFO: roc 7 with ID = 7 has maximal Vcal 64.3537 for pixel 15/79 mean/min/max = 46.2439/27.9628/64.5251
[10:33:27.275] <TB0> INFO: roc 8 with ID = 8 has maximal Vcal 58.4657 for pixel 6/67 mean/min/max = 45.0802/31.6158/58.5446
[10:33:27.275] <TB0> INFO: roc 9 with ID = 9 has maximal Vcal 57.5431 for pixel 0/4 mean/min/max = 44.8807/32.0874/57.674
[10:33:27.276] <TB0> INFO: roc 10 with ID = 10 has maximal Vcal 59.6737 for pixel 0/18 mean/min/max = 45.5221/31.271/59.7731
[10:33:27.276] <TB0> INFO: roc 11 with ID = 11 has maximal Vcal 57.9866 for pixel 36/77 mean/min/max = 46.4085/34.5096/58.3075
[10:33:27.277] <TB0> INFO: roc 12 with ID = 12 has maximal Vcal 58.2413 for pixel 12/0 mean/min/max = 46.2605/34.2553/58.2657
[10:33:27.277] <TB0> INFO: roc 13 with ID = 13 has maximal Vcal 65.3793 for pixel 16/2 mean/min/max = 48.4197/31.4275/65.4118
[10:33:27.278] <TB0> INFO: roc 14 with ID = 14 has maximal Vcal 66.1693 for pixel 2/1 mean/min/max = 48.9204/31.6621/66.1787
[10:33:27.278] <TB0> INFO: roc 15 with ID = 15 has maximal Vcal 56.1175 for pixel 0/0 mean/min/max = 44.0529/31.9268/56.1791
[10:33:27.278] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:27.381] <TB0> INFO: Expecting 411648 events.
[10:33:36.943] <TB0> INFO: 411648 events read in total (8970ms).
[10:33:36.951] <TB0> INFO: Expecting 411648 events.
[10:33:46.367] <TB0> INFO: 411648 events read in total (9011ms).
[10:33:46.378] <TB0> INFO: Expecting 411648 events.
[10:33:55.904] <TB0> INFO: 411648 events read in total (9123ms).
[10:33:55.927] <TB0> INFO: Expecting 411648 events.
[10:34:05.133] <TB0> INFO: 411648 events read in total (8802ms).
[10:34:05.150] <TB0> INFO: Expecting 411648 events.
[10:34:14.275] <TB0> INFO: 411648 events read in total (8722ms).
[10:34:14.301] <TB0> INFO: Expecting 411648 events.
[10:34:23.460] <TB0> INFO: 411648 events read in total (8756ms).
[10:34:23.482] <TB0> INFO: Expecting 411648 events.
[10:34:32.652] <TB0> INFO: 411648 events read in total (8767ms).
[10:34:32.678] <TB0> INFO: Expecting 411648 events.
[10:34:41.915] <TB0> INFO: 411648 events read in total (8833ms).
[10:34:41.956] <TB0> INFO: Expecting 411648 events.
[10:34:51.213] <TB0> INFO: 411648 events read in total (8854ms).
[10:34:51.245] <TB0> INFO: Expecting 411648 events.
[10:35:00.363] <TB0> INFO: 411648 events read in total (8708ms).
[10:35:00.405] <TB0> INFO: Expecting 411648 events.
[10:35:09.802] <TB0> INFO: 411648 events read in total (8994ms).
[10:35:09.839] <TB0> INFO: Expecting 411648 events.
[10:35:19.082] <TB0> INFO: 411648 events read in total (8840ms).
[10:35:19.122] <TB0> INFO: Expecting 411648 events.
[10:35:28.398] <TB0> INFO: 411648 events read in total (8873ms).
[10:35:28.443] <TB0> INFO: Expecting 411648 events.
[10:35:37.642] <TB0> INFO: 411648 events read in total (8796ms).
[10:35:37.704] <TB0> INFO: Expecting 411648 events.
[10:35:47.006] <TB0> INFO: 411648 events read in total (8899ms).
[10:35:47.054] <TB0> INFO: Expecting 411648 events.
[10:35:56.204] <TB0> INFO: 411648 events read in total (8747ms).
[10:35:56.307] <TB0> INFO: Test took 149029ms.
[10:35:57.158] <TB0> INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[10:35:57.171] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:35:57.171] <TB0> INFO: run 1 of 1
[10:35:57.409] <TB0> INFO: Expecting 5025280 events.
[10:36:24.360] <TB0> INFO: 586336 events read in total (26359ms).
[10:36:50.615] <TB0> INFO: 1170864 events read in total (52614ms).
[10:37:17.619] <TB0> INFO: 1754640 events read in total (79618ms).
[10:37:44.377] <TB0> INFO: 2337552 events read in total (106376ms).
[10:38:11.288] <TB0> INFO: 2918928 events read in total (133287ms).
[10:38:38.110] <TB0> INFO: 3500016 events read in total (160109ms).
[10:39:04.818] <TB0> INFO: 4079576 events read in total (186817ms).
[10:39:31.160] <TB0> INFO: 4659976 events read in total (213159ms).
[10:39:48.401] <TB0> INFO: 5025280 events read in total (230400ms).
[10:39:48.597] <TB0> INFO: Test took 231426ms.
[10:40:20.618] <TB0> INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 142.748584
[10:40:20.949] <TB0> INFO: Expecting 208000 events.
[10:40:30.777] <TB0> INFO: 208000 events read in total (9236ms).
[10:40:30.782] <TB0> INFO: Test took 10161ms.
[10:40:30.865] <TB0> INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 152 (-1/-1) hits flags = 528 (plus default)
[10:40:30.880] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:40:30.880] <TB0> INFO: run 1 of 1
[10:40:31.177] <TB0> INFO: Expecting 5058560 events.
[10:40:58.770] <TB0> INFO: 584832 events read in total (27001ms).
[10:41:25.088] <TB0> INFO: 1170272 events read in total (53319ms).
[10:41:52.735] <TB0> INFO: 1755424 events read in total (80966ms).
[10:42:19.220] <TB0> INFO: 2340264 events read in total (107451ms).
[10:42:46.756] <TB0> INFO: 2925672 events read in total (134988ms).
[10:43:13.852] <TB0> INFO: 3510240 events read in total (162083ms).
[10:43:41.203] <TB0> INFO: 4094368 events read in total (189434ms).
[10:44:08.395] <TB0> INFO: 4678240 events read in total (216626ms).
[10:44:26.111] <TB0> INFO: 5058560 events read in total (234342ms).
[10:44:26.211] <TB0> INFO: Test took 235332ms.
[10:44:57.113] <TB0> INFO: ---> TrimStepCorr2 extremal thresholds: 28.054499 .. 47.359472
[10:44:57.439] <TB0> INFO: Expecting 208000 events.
[10:45:08.129] <TB0> INFO: 208000 events read in total (10097ms).
[10:45:08.130] <TB0> INFO: Test took 11015ms.
[10:45:08.178] <TB0> INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 18 .. 57 (-1/-1) hits flags = 528 (plus default)
[10:45:08.193] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:45:08.193] <TB0> INFO: run 1 of 1
[10:45:08.473] <TB0> INFO: Expecting 1331200 events.
[10:45:37.117] <TB0> INFO: 645224 events read in total (28053ms).
[10:46:05.923] <TB0> INFO: 1286624 events read in total (56860ms).
[10:46:08.273] <TB0> INFO: 1331200 events read in total (59210ms).
[10:46:08.312] <TB0> INFO: Test took 60119ms.
[10:46:25.475] <TB0> INFO: ---> TrimStepCorr1a extremal thresholds: 25.466164 .. 45.458277
[10:46:25.804] <TB0> INFO: Expecting 208000 events.
[10:46:36.332] <TB0> INFO: 208000 events read in total (9936ms).
[10:46:36.333] <TB0> INFO: Test took 10856ms.
[10:46:36.400] <TB0> INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:46:36.414] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:46:36.414] <TB0> INFO: run 1 of 1
[10:46:36.693] <TB0> INFO: Expecting 1364480 events.
[10:47:06.112] <TB0> INFO: 666872 events read in total (28828ms).
[10:47:35.619] <TB0> INFO: 1335576 events read in total (58335ms).
[10:47:37.376] <TB0> INFO: 1364480 events read in total (60093ms).
[10:47:37.421] <TB0> INFO: Test took 61007ms.
[10:47:53.518] <TB0> INFO: ---> TrimStepCorr1b extremal thresholds: 25.762529 .. 43.841355
[10:47:53.843] <TB0> INFO: Expecting 208000 events.
[10:48:04.092] <TB0> INFO: 208000 events read in total (9657ms).
[10:48:04.094] <TB0> INFO: Test took 10575ms.
[10:48:04.151] <TB0> INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[10:48:04.165] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:48:04.165] <TB0> INFO: run 1 of 1
[10:48:04.455] <TB0> INFO: Expecting 1297920 events.
[10:48:33.513] <TB0> INFO: 679856 events read in total (28467ms).
[10:49:00.710] <TB0> INFO: 1297920 events read in total (55664ms).
[10:49:00.742] <TB0> INFO: Test took 56578ms.
[10:49:16.452] <TB0> INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[10:49:16.452] <TB0> INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:49:16.467] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[10:49:16.467] <TB0> INFO: run 1 of 1
[10:49:16.721] <TB0> INFO: Expecting 1364480 events.
[10:49:45.736] <TB0> INFO: 665840 events read in total (28419ms).
[10:50:14.740] <TB0> INFO: 1330200 events read in total (57424ms).
[10:50:16.568] <TB0> INFO: 1364480 events read in total (59251ms).
[10:50:16.605] <TB0> INFO: Test took 60138ms.
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C0.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C1.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C2.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C3.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C4.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C5.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C6.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C7.dat
[10:50:33.299] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C8.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C9.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C10.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C11.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C12.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C13.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C14.dat
[10:50:33.300] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C15.dat
[10:50:33.300] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C0.dat
[10:50:33.307] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C1.dat
[10:50:33.314] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C2.dat
[10:50:33.321] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C3.dat
[10:50:33.328] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C4.dat
[10:50:33.335] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C5.dat
[10:50:33.342] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C6.dat
[10:50:33.349] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C7.dat
[10:50:33.356] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C8.dat
[10:50:33.363] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C9.dat
[10:50:33.370] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C10.dat
[10:50:33.377] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C11.dat
[10:50:33.385] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C12.dat
[10:50:33.392] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C13.dat
[10:50:33.399] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C14.dat
[10:50:33.406] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//trimParameters35_C15.dat
[10:50:33.413] <TB0> INFO: PixTestTrim::trimTest() done
[10:50:33.413] <TB0> INFO: vtrim: 115 129 138 130 131 121 133 140 123 109 130 126 120 147 160 107
[10:50:33.413] <TB0> INFO: vthrcomp: 113 110 122 120 119 122 132 118 131 114 115 107 109 104 108 115
[10:50:33.413] <TB0> INFO: vcal mean: 34.71 34.70 34.84 34.72 34.78 34.72 34.77 34.77 34.79 34.77 34.79 34.74 34.79 34.65 34.78 34.81
[10:50:33.413] <TB0> INFO: vcal RMS: 1.02 0.94 1.12 1.11 1.12 1.02 1.02 1.28 0.98 0.90 1.02 0.98 0.91 0.98 1.08 0.92
[10:50:33.413] <TB0> INFO: bits mean: 9.50 8.96 8.90 9.87 9.67 9.40 9.71 10.23 9.62 9.12 9.21 9.41 8.91 9.03 8.89 9.00
[10:50:33.413] <TB0> INFO: bits RMS: 2.67 2.44 2.93 2.53 2.65 3.00 2.71 2.49 2.66 2.85 2.90 2.29 2.62 2.75 2.81 3.03
[10:50:33.421] <TB0> INFO: ----------------------------------------------------------------------
[10:50:33.421] <TB0> INFO: PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[10:50:33.421] <TB0> INFO: ----------------------------------------------------------------------
[10:50:33.424] <TB0> INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[10:50:33.439] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[10:50:33.439] <TB0> INFO: run 1 of 1
[10:50:33.763] <TB0> INFO: Expecting 4160000 events.
[10:51:05.618] <TB0> INFO: 720990 events read in total (31263ms).
[10:51:36.292] <TB0> INFO: 1434600 events read in total (61937ms).
[10:52:07.918] <TB0> INFO: 2145480 events read in total (93563ms).
[10:52:38.997] <TB0> INFO: 2850865 events read in total (124642ms).
[10:53:09.532] <TB0> INFO: 3551445 events read in total (155177ms).
[10:53:36.740] <TB0> INFO: 4160000 events read in total (182385ms).
[10:53:36.837] <TB0> INFO: Test took 183398ms.
[10:54:08.393] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 203 (-1/-1) hits flags = 528 (plus default)
[10:54:08.407] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[10:54:08.408] <TB0> INFO: run 1 of 1
[10:54:08.719] <TB0> INFO: Expecting 4243200 events.
[10:54:39.792] <TB0> INFO: 695335 events read in total (30481ms).
[10:55:10.545] <TB0> INFO: 1384080 events read in total (61234ms).
[10:55:41.175] <TB0> INFO: 2068790 events read in total (91865ms).
[10:56:11.692] <TB0> INFO: 2749270 events read in total (122381ms).
[10:56:42.155] <TB0> INFO: 3426440 events read in total (152844ms).
[10:57:13.135] <TB0> INFO: 4103700 events read in total (183824ms).
[10:57:19.870] <TB0> INFO: 4243200 events read in total (190559ms).
[10:57:19.964] <TB0> INFO: Test took 191555ms.
[10:57:55.037] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[10:57:55.049] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[10:57:55.049] <TB0> INFO: run 1 of 1
[10:57:55.304] <TB0> INFO: Expecting 3910400 events.
[10:58:26.754] <TB0> INFO: 717125 events read in total (30858ms).
[10:58:57.790] <TB0> INFO: 1426125 events read in total (61894ms).
[10:59:28.764] <TB0> INFO: 2128215 events read in total (92868ms).
[10:59:59.698] <TB0> INFO: 2824090 events read in total (123802ms).
[11:00:31.008] <TB0> INFO: 3517300 events read in total (155112ms).
[11:00:49.093] <TB0> INFO: 3910400 events read in total (173197ms).
[11:00:49.195] <TB0> INFO: Test took 174145ms.
[11:01:19.107] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[11:01:19.121] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[11:01:19.121] <TB0> INFO: run 1 of 1
[11:01:19.424] <TB0> INFO: Expecting 3972800 events.
[11:01:51.525] <TB0> INFO: 709275 events read in total (31509ms).
[11:02:22.234] <TB0> INFO: 1411270 events read in total (62218ms).
[11:02:53.423] <TB0> INFO: 2108330 events read in total (93407ms).
[11:03:24.448] <TB0> INFO: 2800120 events read in total (124432ms).
[11:03:55.488] <TB0> INFO: 3489415 events read in total (155472ms).
[11:04:17.791] <TB0> INFO: 3972800 events read in total (177775ms).
[11:04:17.877] <TB0> INFO: Test took 178754ms.
[11:04:48.610] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[11:04:48.624] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[11:04:48.624] <TB0> INFO: run 1 of 1
[11:04:48.860] <TB0> INFO: Expecting 3910400 events.
[11:05:20.762] <TB0> INFO: 713005 events read in total (31310ms).
[11:05:52.016] <TB0> INFO: 1418295 events read in total (62564ms).
[11:06:23.615] <TB0> INFO: 2118340 events read in total (94163ms).
[11:06:54.954] <TB0> INFO: 2812895 events read in total (125502ms).
[11:07:26.249] <TB0> INFO: 3506705 events read in total (156797ms).
[11:07:44.804] <TB0> INFO: 3910400 events read in total (175352ms).
[11:07:44.894] <TB0> INFO: Test took 176271ms.
[11:08:16.608] <TB0> INFO: PixTestTrim::trimBitTest() done
[11:08:16.611] <TB0> INFO: PixTestTrim::doTest() done, duration: 2569 seconds
[11:08:16.611] <TB0> INFO: Decoding statistics:
[11:08:16.611] <TB0> INFO: General information:
[11:08:16.611] <TB0> INFO: 16bit words read: 0
[11:08:16.611] <TB0> INFO: valid events total: 0
[11:08:16.611] <TB0> INFO: empty events: 0
[11:08:16.611] <TB0> INFO: valid events with pixels: 0
[11:08:16.611] <TB0> INFO: valid pixel hits: 0
[11:08:16.611] <TB0> INFO: Event errors: 0
[11:08:16.611] <TB0> INFO: start marker: 0
[11:08:16.611] <TB0> INFO: stop marker: 0
[11:08:16.611] <TB0> INFO: overflow: 0
[11:08:16.611] <TB0> INFO: invalid 5bit words: 0
[11:08:16.611] <TB0> INFO: invalid XOR eye diagram: 0
[11:08:16.611] <TB0> INFO: frame (failed synchr.): 0
[11:08:16.611] <TB0> INFO: idle data (no TBM trl): 0
[11:08:16.611] <TB0> INFO: no data (only TBM hdr): 0
[11:08:16.611] <TB0> INFO: TBM errors: 0
[11:08:16.611] <TB0> INFO: flawed TBM headers: 0
[11:08:16.611] <TB0> INFO: flawed TBM trailers: 0
[11:08:16.611] <TB0> INFO: event ID mismatches: 0
[11:08:16.611] <TB0> INFO: ROC errors: 0
[11:08:16.611] <TB0> INFO: missing ROC header(s): 0
[11:08:16.611] <TB0> INFO: misplaced readback start: 0
[11:08:16.611] <TB0> INFO: Pixel decoding errors: 0
[11:08:16.611] <TB0> INFO: pixel data incomplete: 0
[11:08:16.611] <TB0> INFO: pixel address: 0
[11:08:16.611] <TB0> INFO: pulse height fill bit: 0
[11:08:16.612] <TB0> INFO: buffer corruption: 0
[11:08:17.537] <TB0> INFO: ######################################################################
[11:08:17.537] <TB0> INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:08:17.537] <TB0> INFO: ######################################################################
[11:08:17.865] <TB0> INFO: Expecting 41600 events.
[11:08:21.403] <TB0> INFO: 41600 events read in total (2947ms).
[11:08:21.404] <TB0> INFO: Test took 3866ms.
[11:08:21.872] <TB0> INFO: Expecting 41600 events.
[11:08:25.585] <TB0> INFO: 41600 events read in total (3121ms).
[11:08:25.586] <TB0> INFO: Test took 3979ms.
[11:08:25.875] <TB0> INFO: Expecting 41600 events.
[11:08:29.357] <TB0> INFO: 41600 events read in total (2890ms).
[11:08:29.358] <TB0> INFO: Test took 3748ms.
[11:08:29.647] <TB0> INFO: Expecting 41600 events.
[11:08:33.189] <TB0> INFO: 41600 events read in total (2949ms).
[11:08:33.190] <TB0> INFO: Test took 3808ms.
[11:08:33.479] <TB0> INFO: Expecting 41600 events.
[11:08:37.029] <TB0> INFO: 41600 events read in total (2959ms).
[11:08:37.030] <TB0> INFO: Test took 3816ms.
[11:08:37.320] <TB0> INFO: Expecting 41600 events.
[11:08:40.845] <TB0> INFO: 41600 events read in total (2933ms).
[11:08:40.846] <TB0> INFO: Test took 3791ms.
[11:08:41.150] <TB0> INFO: Expecting 41600 events.
[11:08:44.916] <TB0> INFO: 41600 events read in total (3175ms).
[11:08:44.917] <TB0> INFO: Test took 4043ms.
[11:08:45.207] <TB0> INFO: Expecting 41600 events.
[11:08:48.676] <TB0> INFO: 41600 events read in total (2878ms).
[11:08:48.677] <TB0> INFO: Test took 3735ms.
[11:08:48.972] <TB0> INFO: Expecting 41600 events.
[11:08:52.725] <TB0> INFO: 41600 events read in total (3161ms).
[11:08:52.726] <TB0> INFO: Test took 4025ms.
[11:08:53.022] <TB0> INFO: Expecting 41600 events.
[11:08:56.737] <TB0> INFO: 41600 events read in total (3124ms).
[11:08:56.738] <TB0> INFO: Test took 3986ms.
[11:08:57.027] <TB0> INFO: Expecting 41600 events.
[11:09:00.676] <TB0> INFO: 41600 events read in total (3056ms).
[11:09:00.677] <TB0> INFO: Test took 3914ms.
[11:09:00.968] <TB0> INFO: Expecting 41600 events.
[11:09:04.554] <TB0> INFO: 41600 events read in total (2994ms).
[11:09:04.555] <TB0> INFO: Test took 3853ms.
[11:09:04.844] <TB0> INFO: Expecting 41600 events.
[11:09:08.422] <TB0> INFO: 41600 events read in total (2986ms).
[11:09:08.423] <TB0> INFO: Test took 3843ms.
[11:09:08.721] <TB0> INFO: Expecting 41600 events.
[11:09:12.237] <TB0> INFO: 41600 events read in total (2924ms).
[11:09:12.238] <TB0> INFO: Test took 3791ms.
[11:09:12.603] <TB0> INFO: Expecting 41600 events.
[11:09:16.098] <TB0> INFO: 41600 events read in total (2904ms).
[11:09:16.099] <TB0> INFO: Test took 3834ms.
[11:09:16.389] <TB0> INFO: Expecting 41600 events.
[11:09:19.891] <TB0> INFO: 41600 events read in total (2911ms).
[11:09:19.892] <TB0> INFO: Test took 3768ms.
[11:09:20.181] <TB0> INFO: Expecting 41600 events.
[11:09:23.910] <TB0> INFO: 41600 events read in total (3137ms).
[11:09:23.911] <TB0> INFO: Test took 3994ms.
[11:09:24.200] <TB0> INFO: Expecting 41600 events.
[11:09:27.747] <TB0> INFO: 41600 events read in total (2955ms).
[11:09:27.748] <TB0> INFO: Test took 3813ms.
[11:09:28.040] <TB0> INFO: Expecting 41600 events.
[11:09:31.539] <TB0> INFO: 41600 events read in total (2907ms).
[11:09:31.540] <TB0> INFO: Test took 3765ms.
[11:09:31.830] <TB0> INFO: Expecting 41600 events.
[11:09:35.301] <TB0> INFO: 41600 events read in total (2880ms).
[11:09:35.302] <TB0> INFO: Test took 3737ms.
[11:09:35.650] <TB0> INFO: Expecting 41600 events.
[11:09:39.306] <TB0> INFO: 41600 events read in total (3065ms).
[11:09:39.307] <TB0> INFO: Test took 3976ms.
[11:09:39.647] <TB0> INFO: Expecting 41600 events.
[11:09:43.159] <TB0> INFO: 41600 events read in total (2921ms).
[11:09:43.160] <TB0> INFO: Test took 3828ms.
[11:09:43.450] <TB0> INFO: Expecting 41600 events.
[11:09:47.011] <TB0> INFO: 41600 events read in total (2969ms).
[11:09:47.012] <TB0> INFO: Test took 3827ms.
[11:09:47.302] <TB0> INFO: Expecting 41600 events.
[11:09:50.794] <TB0> INFO: 41600 events read in total (2900ms).
[11:09:50.795] <TB0> INFO: Test took 3758ms.
[11:09:51.085] <TB0> INFO: Expecting 41600 events.
[11:09:54.594] <TB0> INFO: 41600 events read in total (2918ms).
[11:09:54.595] <TB0> INFO: Test took 3775ms.
[11:09:54.895] <TB0> INFO: Expecting 41600 events.
[11:09:58.412] <TB0> INFO: 41600 events read in total (2925ms).
[11:09:58.413] <TB0> INFO: Test took 3790ms.
[11:09:58.703] <TB0> INFO: Expecting 41600 events.
[11:10:02.219] <TB0> INFO: 41600 events read in total (2925ms).
[11:10:02.220] <TB0> INFO: Test took 3782ms.
[11:10:02.510] <TB0> INFO: Expecting 41600 events.
[11:10:06.054] <TB0> INFO: 41600 events read in total (2952ms).
[11:10:06.056] <TB0> INFO: Test took 3811ms.
[11:10:06.347] <TB0> INFO: Expecting 41600 events.
[11:10:09.977] <TB0> INFO: 41600 events read in total (3039ms).
[11:10:09.978] <TB0> INFO: Test took 3896ms.
[11:10:10.271] <TB0> INFO: Expecting 2560 events.
[11:10:11.159] <TB0> INFO: 2560 events read in total (296ms).
[11:10:11.159] <TB0> INFO: Test took 1165ms.
[11:10:11.467] <TB0> INFO: Expecting 2560 events.
[11:10:12.350] <TB0> INFO: 2560 events read in total (292ms).
[11:10:12.351] <TB0> INFO: Test took 1192ms.
[11:10:12.658] <TB0> INFO: Expecting 2560 events.
[11:10:13.542] <TB0> INFO: 2560 events read in total (292ms).
[11:10:13.542] <TB0> INFO: Test took 1191ms.
[11:10:13.850] <TB0> INFO: Expecting 2560 events.
[11:10:14.734] <TB0> INFO: 2560 events read in total (293ms).
[11:10:14.734] <TB0> INFO: Test took 1192ms.
[11:10:15.042] <TB0> INFO: Expecting 2560 events.
[11:10:15.922] <TB0> INFO: 2560 events read in total (289ms).
[11:10:15.923] <TB0> INFO: Test took 1188ms.
[11:10:16.232] <TB0> INFO: Expecting 2560 events.
[11:10:17.116] <TB0> INFO: 2560 events read in total (292ms).
[11:10:17.116] <TB0> INFO: Test took 1193ms.
[11:10:17.424] <TB0> INFO: Expecting 2560 events.
[11:10:18.303] <TB0> INFO: 2560 events read in total (288ms).
[11:10:18.303] <TB0> INFO: Test took 1187ms.
[11:10:18.611] <TB0> INFO: Expecting 2560 events.
[11:10:19.491] <TB0> INFO: 2560 events read in total (288ms).
[11:10:19.491] <TB0> INFO: Test took 1187ms.
[11:10:19.799] <TB0> INFO: Expecting 2560 events.
[11:10:20.677] <TB0> INFO: 2560 events read in total (287ms).
[11:10:20.677] <TB0> INFO: Test took 1186ms.
[11:10:20.985] <TB0> INFO: Expecting 2560 events.
[11:10:21.868] <TB0> INFO: 2560 events read in total (291ms).
[11:10:21.868] <TB0> INFO: Test took 1190ms.
[11:10:22.176] <TB0> INFO: Expecting 2560 events.
[11:10:23.057] <TB0> INFO: 2560 events read in total (289ms).
[11:10:23.057] <TB0> INFO: Test took 1188ms.
[11:10:23.365] <TB0> INFO: Expecting 2560 events.
[11:10:24.252] <TB0> INFO: 2560 events read in total (296ms).
[11:10:24.253] <TB0> INFO: Test took 1195ms.
[11:10:24.561] <TB0> INFO: Expecting 2560 events.
[11:10:25.449] <TB0> INFO: 2560 events read in total (296ms).
[11:10:25.450] <TB0> INFO: Test took 1197ms.
[11:10:25.758] <TB0> INFO: Expecting 2560 events.
[11:10:26.643] <TB0> INFO: 2560 events read in total (293ms).
[11:10:26.643] <TB0> INFO: Test took 1193ms.
[11:10:26.950] <TB0> INFO: Expecting 2560 events.
[11:10:27.835] <TB0> INFO: 2560 events read in total (293ms).
[11:10:27.835] <TB0> INFO: Test took 1192ms.
[11:10:28.143] <TB0> INFO: Expecting 2560 events.
[11:10:29.026] <TB0> INFO: 2560 events read in total (291ms).
[11:10:29.027] <TB0> INFO: Test took 1191ms.
[11:10:29.030] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:10:29.337] <TB0> INFO: Expecting 655360 events.
[11:10:43.847] <TB0> INFO: 655360 events read in total (13919ms).
[11:10:43.863] <TB0> INFO: Expecting 655360 events.
[11:10:58.221] <TB0> INFO: 655360 events read in total (13947ms).
[11:10:58.241] <TB0> INFO: Expecting 655360 events.
[11:11:12.636] <TB0> INFO: 655360 events read in total (13992ms).
[11:11:12.664] <TB0> INFO: Expecting 655360 events.
[11:11:27.124] <TB0> INFO: 655360 events read in total (14057ms).
[11:11:27.155] <TB0> INFO: Expecting 655360 events.
[11:11:41.493] <TB0> INFO: 655360 events read in total (13935ms).
[11:11:41.535] <TB0> INFO: Expecting 655360 events.
[11:11:56.035] <TB0> INFO: 655360 events read in total (14097ms).
[11:11:56.077] <TB0> INFO: Expecting 655360 events.
[11:12:10.427] <TB0> INFO: 655360 events read in total (13948ms).
[11:12:10.472] <TB0> INFO: Expecting 655360 events.
[11:12:24.846] <TB0> INFO: 655360 events read in total (13972ms).
[11:12:24.922] <TB0> INFO: Expecting 655360 events.
[11:12:39.474] <TB0> INFO: 655360 events read in total (14149ms).
[11:12:39.538] <TB0> INFO: Expecting 655360 events.
[11:12:53.871] <TB0> INFO: 655360 events read in total (13930ms).
[11:12:53.972] <TB0> INFO: Expecting 655360 events.
[11:13:08.385] <TB0> INFO: 655360 events read in total (14010ms).
[11:13:08.526] <TB0> INFO: Expecting 655360 events.
[11:13:22.880] <TB0> INFO: 655360 events read in total (13951ms).
[11:13:22.988] <TB0> INFO: Expecting 655360 events.
[11:13:37.298] <TB0> INFO: 655360 events read in total (13907ms).
[11:13:37.433] <TB0> INFO: Expecting 655360 events.
[11:13:51.750] <TB0> INFO: 655360 events read in total (13914ms).
[11:13:51.864] <TB0> INFO: Expecting 655360 events.
[11:14:06.383] <TB0> INFO: 655360 events read in total (14116ms).
[11:14:06.499] <TB0> INFO: Expecting 655360 events.
[11:14:20.984] <TB0> INFO: 655360 events read in total (14082ms).
[11:14:21.093] <TB0> INFO: Test took 232063ms.
[11:14:21.191] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:14:21.446] <TB0> INFO: Expecting 655360 events.
[11:14:35.983] <TB0> INFO: 655360 events read in total (13945ms).
[11:14:36.004] <TB0> INFO: Expecting 655360 events.
[11:14:50.080] <TB0> INFO: 655360 events read in total (13673ms).
[11:14:50.099] <TB0> INFO: Expecting 655360 events.
[11:15:04.424] <TB0> INFO: 655360 events read in total (13923ms).
[11:15:04.447] <TB0> INFO: Expecting 655360 events.
[11:15:18.496] <TB0> INFO: 655360 events read in total (13646ms).
[11:15:18.525] <TB0> INFO: Expecting 655360 events.
[11:15:32.913] <TB0> INFO: 655360 events read in total (13985ms).
[11:15:32.946] <TB0> INFO: Expecting 655360 events.
[11:15:47.155] <TB0> INFO: 655360 events read in total (13806ms).
[11:15:47.202] <TB0> INFO: Expecting 655360 events.
[11:16:01.476] <TB0> INFO: 655360 events read in total (13871ms).
[11:16:01.517] <TB0> INFO: Expecting 655360 events.
[11:16:15.794] <TB0> INFO: 655360 events read in total (13874ms).
[11:16:15.847] <TB0> INFO: Expecting 655360 events.
[11:16:30.131] <TB0> INFO: 655360 events read in total (13881ms).
[11:16:30.198] <TB0> INFO: Expecting 655360 events.
[11:16:44.586] <TB0> INFO: 655360 events read in total (13986ms).
[11:16:44.661] <TB0> INFO: Expecting 655360 events.
[11:16:58.847] <TB0> INFO: 655360 events read in total (13783ms).
[11:16:58.942] <TB0> INFO: Expecting 655360 events.
[11:17:13.146] <TB0> INFO: 655360 events read in total (13801ms).
[11:17:13.229] <TB0> INFO: Expecting 655360 events.
[11:17:27.743] <TB0> INFO: 655360 events read in total (14111ms).
[11:17:27.904] <TB0> INFO: Expecting 655360 events.
[11:17:42.114] <TB0> INFO: 655360 events read in total (13801ms).
[11:17:42.208] <TB0> INFO: Expecting 655360 events.
[11:17:56.561] <TB0> INFO: 655360 events read in total (13950ms).
[11:17:56.660] <TB0> INFO: Expecting 655360 events.
[11:18:10.860] <TB0> INFO: 655360 events read in total (13797ms).
[11:18:11.019] <TB0> INFO: Test took 229828ms.
[11:18:11.212] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.218] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.224] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.229] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.235] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[11:18:11.241] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[11:18:11.246] <TB0> INFO: safety margin for low PH: adding 3, margin is now 23
[11:18:11.252] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.258] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.264] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.269] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.275] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[11:18:11.281] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[11:18:11.289] <TB0> INFO: safety margin for low PH: adding 3, margin is now 23
[11:18:11.298] <TB0> INFO: safety margin for low PH: adding 4, margin is now 24
[11:18:11.304] <TB0> INFO: safety margin for low PH: adding 5, margin is now 25
[11:18:11.309] <TB0> INFO: safety margin for low PH: adding 6, margin is now 26
[11:18:11.315] <TB0> INFO: safety margin for low PH: adding 7, margin is now 27
[11:18:11.321] <TB0> INFO: safety margin for low PH: adding 8, margin is now 28
[11:18:11.327] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.332] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.338] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.344] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.350] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.355] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.361] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[11:18:11.367] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[11:18:11.374] <TB0> INFO: safety margin for low PH: adding 3, margin is now 23
[11:18:11.379] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.386] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[11:18:11.391] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[11:18:11.397] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[11:18:11.433] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C0.dat
[11:18:11.433] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C1.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C2.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C3.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C4.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C5.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C6.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C7.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C8.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C9.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C10.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C11.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C12.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C13.dat
[11:18:11.434] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C14.dat
[11:18:11.435] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//dacParameters35_C15.dat
[11:18:11.675] <TB0> INFO: Expecting 41600 events.
[11:18:14.772] <TB0> INFO: 41600 events read in total (2505ms).
[11:18:14.773] <TB0> INFO: Test took 3336ms.
[11:18:15.222] <TB0> INFO: Expecting 41600 events.
[11:18:18.336] <TB0> INFO: 41600 events read in total (2522ms).
[11:18:18.337] <TB0> INFO: Test took 3353ms.
[11:18:18.786] <TB0> INFO: Expecting 41600 events.
[11:18:21.898] <TB0> INFO: 41600 events read in total (2520ms).
[11:18:21.898] <TB0> INFO: Test took 3349ms.
[11:18:22.118] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:22.207] <TB0> INFO: Expecting 2560 events.
[11:18:23.092] <TB0> INFO: 2560 events read in total (294ms).
[11:18:23.093] <TB0> INFO: Test took 975ms.
[11:18:23.097] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:23.403] <TB0> INFO: Expecting 2560 events.
[11:18:24.287] <TB0> INFO: 2560 events read in total (292ms).
[11:18:24.288] <TB0> INFO: Test took 1191ms.
[11:18:24.289] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:24.596] <TB0> INFO: Expecting 2560 events.
[11:18:25.480] <TB0> INFO: 2560 events read in total (293ms).
[11:18:25.480] <TB0> INFO: Test took 1191ms.
[11:18:25.483] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:25.789] <TB0> INFO: Expecting 2560 events.
[11:18:26.672] <TB0> INFO: 2560 events read in total (292ms).
[11:18:26.672] <TB0> INFO: Test took 1189ms.
[11:18:26.674] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:26.980] <TB0> INFO: Expecting 2560 events.
[11:18:27.875] <TB0> INFO: 2560 events read in total (303ms).
[11:18:27.876] <TB0> INFO: Test took 1202ms.
[11:18:27.878] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:28.186] <TB0> INFO: Expecting 2560 events.
[11:18:29.069] <TB0> INFO: 2560 events read in total (292ms).
[11:18:29.070] <TB0> INFO: Test took 1192ms.
[11:18:29.072] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:29.378] <TB0> INFO: Expecting 2560 events.
[11:18:30.263] <TB0> INFO: 2560 events read in total (294ms).
[11:18:30.264] <TB0> INFO: Test took 1192ms.
[11:18:30.266] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:30.571] <TB0> INFO: Expecting 2560 events.
[11:18:31.455] <TB0> INFO: 2560 events read in total (292ms).
[11:18:31.455] <TB0> INFO: Test took 1189ms.
[11:18:31.458] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:31.764] <TB0> INFO: Expecting 2560 events.
[11:18:32.642] <TB0> INFO: 2560 events read in total (287ms).
[11:18:32.642] <TB0> INFO: Test took 1184ms.
[11:18:32.644] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:32.950] <TB0> INFO: Expecting 2560 events.
[11:18:33.830] <TB0> INFO: 2560 events read in total (288ms).
[11:18:33.831] <TB0> INFO: Test took 1187ms.
[11:18:33.833] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:34.138] <TB0> INFO: Expecting 2560 events.
[11:18:35.018] <TB0> INFO: 2560 events read in total (288ms).
[11:18:35.018] <TB0> INFO: Test took 1185ms.
[11:18:35.020] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:35.326] <TB0> INFO: Expecting 2560 events.
[11:18:36.205] <TB0> INFO: 2560 events read in total (287ms).
[11:18:36.205] <TB0> INFO: Test took 1185ms.
[11:18:36.207] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:36.513] <TB0> INFO: Expecting 2560 events.
[11:18:37.393] <TB0> INFO: 2560 events read in total (288ms).
[11:18:37.394] <TB0> INFO: Test took 1187ms.
[11:18:37.396] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:37.702] <TB0> INFO: Expecting 2560 events.
[11:18:38.588] <TB0> INFO: 2560 events read in total (295ms).
[11:18:38.588] <TB0> INFO: Test took 1192ms.
[11:18:38.590] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:38.896] <TB0> INFO: Expecting 2560 events.
[11:18:39.776] <TB0> INFO: 2560 events read in total (289ms).
[11:18:39.776] <TB0> INFO: Test took 1186ms.
[11:18:39.778] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:40.084] <TB0> INFO: Expecting 2560 events.
[11:18:40.965] <TB0> INFO: 2560 events read in total (289ms).
[11:18:40.965] <TB0> INFO: Test took 1187ms.
[11:18:40.968] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:41.275] <TB0> INFO: Expecting 2560 events.
[11:18:42.155] <TB0> INFO: 2560 events read in total (288ms).
[11:18:42.155] <TB0> INFO: Test took 1187ms.
[11:18:42.158] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:42.463] <TB0> INFO: Expecting 2560 events.
[11:18:43.342] <TB0> INFO: 2560 events read in total (287ms).
[11:18:43.342] <TB0> INFO: Test took 1184ms.
[11:18:43.344] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:43.650] <TB0> INFO: Expecting 2560 events.
[11:18:44.528] <TB0> INFO: 2560 events read in total (286ms).
[11:18:44.529] <TB0> INFO: Test took 1185ms.
[11:18:44.530] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:44.837] <TB0> INFO: Expecting 2560 events.
[11:18:45.715] <TB0> INFO: 2560 events read in total (286ms).
[11:18:45.716] <TB0> INFO: Test took 1186ms.
[11:18:45.718] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:46.024] <TB0> INFO: Expecting 2560 events.
[11:18:46.903] <TB0> INFO: 2560 events read in total (288ms).
[11:18:46.903] <TB0> INFO: Test took 1185ms.
[11:18:46.905] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:47.211] <TB0> INFO: Expecting 2560 events.
[11:18:48.094] <TB0> INFO: 2560 events read in total (291ms).
[11:18:48.095] <TB0> INFO: Test took 1190ms.
[11:18:48.099] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:48.403] <TB0> INFO: Expecting 2560 events.
[11:18:49.284] <TB0> INFO: 2560 events read in total (289ms).
[11:18:49.284] <TB0> INFO: Test took 1185ms.
[11:18:49.287] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:49.593] <TB0> INFO: Expecting 2560 events.
[11:18:50.476] <TB0> INFO: 2560 events read in total (292ms).
[11:18:50.477] <TB0> INFO: Test took 1190ms.
[11:18:50.479] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:50.785] <TB0> INFO: Expecting 2560 events.
[11:18:51.675] <TB0> INFO: 2560 events read in total (299ms).
[11:18:51.675] <TB0> INFO: Test took 1196ms.
[11:18:51.677] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:51.984] <TB0> INFO: Expecting 2560 events.
[11:18:52.867] <TB0> INFO: 2560 events read in total (291ms).
[11:18:52.868] <TB0> INFO: Test took 1191ms.
[11:18:52.871] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:53.176] <TB0> INFO: Expecting 2560 events.
[11:18:54.063] <TB0> INFO: 2560 events read in total (295ms).
[11:18:54.064] <TB0> INFO: Test took 1193ms.
[11:18:54.068] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:54.372] <TB0> INFO: Expecting 2560 events.
[11:18:55.255] <TB0> INFO: 2560 events read in total (291ms).
[11:18:55.256] <TB0> INFO: Test took 1189ms.
[11:18:55.258] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:55.564] <TB0> INFO: Expecting 2560 events.
[11:18:56.447] <TB0> INFO: 2560 events read in total (292ms).
[11:18:56.447] <TB0> INFO: Test took 1189ms.
[11:18:56.450] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:56.755] <TB0> INFO: Expecting 2560 events.
[11:18:57.642] <TB0> INFO: 2560 events read in total (295ms).
[11:18:57.642] <TB0> INFO: Test took 1192ms.
[11:18:57.644] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:57.950] <TB0> INFO: Expecting 2560 events.
[11:18:58.838] <TB0> INFO: 2560 events read in total (296ms).
[11:18:58.838] <TB0> INFO: Test took 1194ms.
[11:18:58.840] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:18:59.147] <TB0> INFO: Expecting 2560 events.
[11:19:00.032] <TB0> INFO: 2560 events read in total (293ms).
[11:19:00.033] <TB0> INFO: Test took 1193ms.
[11:19:00.500] <TB0> INFO: PixTestPhOptimization::doTest() done, duration: 642 seconds
[11:19:00.500] <TB0> INFO: PH scale (per ROC): 71 45 53 50 49 70 54 48 55 63 63 69 51 48 48 47
[11:19:00.500] <TB0> INFO: PH offset (per ROC): 110 99 118 112 86 125 115 92 93 135 121 119 108 104 94 101
[11:19:00.507] <TB0> INFO: Decoding statistics:
[11:19:00.507] <TB0> INFO: General information:
[11:19:00.507] <TB0> INFO: 16bit words read: 127880
[11:19:00.507] <TB0> INFO: valid events total: 20480
[11:19:00.507] <TB0> INFO: empty events: 17980
[11:19:00.507] <TB0> INFO: valid events with pixels: 2500
[11:19:00.507] <TB0> INFO: valid pixel hits: 2500
[11:19:00.507] <TB0> INFO: Event errors: 0
[11:19:00.507] <TB0> INFO: start marker: 0
[11:19:00.507] <TB0> INFO: stop marker: 0
[11:19:00.507] <TB0> INFO: overflow: 0
[11:19:00.507] <TB0> INFO: invalid 5bit words: 0
[11:19:00.507] <TB0> INFO: invalid XOR eye diagram: 0
[11:19:00.507] <TB0> INFO: frame (failed synchr.): 0
[11:19:00.507] <TB0> INFO: idle data (no TBM trl): 0
[11:19:00.507] <TB0> INFO: no data (only TBM hdr): 0
[11:19:00.507] <TB0> INFO: TBM errors: 0
[11:19:00.507] <TB0> INFO: flawed TBM headers: 0
[11:19:00.507] <TB0> INFO: flawed TBM trailers: 0
[11:19:00.507] <TB0> INFO: event ID mismatches: 0
[11:19:00.507] <TB0> INFO: ROC errors: 0
[11:19:00.507] <TB0> INFO: missing ROC header(s): 0
[11:19:00.507] <TB0> INFO: misplaced readback start: 0
[11:19:00.507] <TB0> INFO: Pixel decoding errors: 0
[11:19:00.507] <TB0> INFO: pixel data incomplete: 0
[11:19:00.507] <TB0> INFO: pixel address: 0
[11:19:00.507] <TB0> INFO: pulse height fill bit: 0
[11:19:00.507] <TB0> INFO: buffer corruption: 0
[11:19:00.669] <TB0> INFO: ######################################################################
[11:19:00.669] <TB0> INFO: PixTestGainPedestal::fullTest() ntrig = 10
[11:19:00.669] <TB0> INFO: ######################################################################
[11:19:00.686] <TB0> INFO: scanning low vcal = 10
[11:19:00.936] <TB0> INFO: Expecting 41600 events.
[11:19:04.495] <TB0> INFO: 41600 events read in total (2967ms).
[11:19:04.495] <TB0> INFO: Test took 3809ms.
[11:19:04.497] <TB0> INFO: scanning low vcal = 20
[11:19:04.794] <TB0> INFO: Expecting 41600 events.
[11:19:08.360] <TB0> INFO: 41600 events read in total (2975ms).
[11:19:08.360] <TB0> INFO: Test took 3862ms.
[11:19:08.363] <TB0> INFO: scanning low vcal = 30
[11:19:08.661] <TB0> INFO: Expecting 41600 events.
[11:19:12.276] <TB0> INFO: 41600 events read in total (3023ms).
[11:19:12.277] <TB0> INFO: Test took 3914ms.
[11:19:12.280] <TB0> INFO: scanning low vcal = 40
[11:19:12.556] <TB0> INFO: Expecting 41600 events.
[11:19:16.552] <TB0> INFO: 41600 events read in total (3404ms).
[11:19:16.553] <TB0> INFO: Test took 4273ms.
[11:19:16.557] <TB0> INFO: scanning low vcal = 50
[11:19:16.833] <TB0> INFO: Expecting 41600 events.
[11:19:20.857] <TB0> INFO: 41600 events read in total (3432ms).
[11:19:20.858] <TB0> INFO: Test took 4301ms.
[11:19:20.862] <TB0> INFO: scanning low vcal = 60
[11:19:21.140] <TB0> INFO: Expecting 41600 events.
[11:19:25.136] <TB0> INFO: 41600 events read in total (3402ms).
[11:19:25.137] <TB0> INFO: Test took 4275ms.
[11:19:25.140] <TB0> INFO: scanning low vcal = 70
[11:19:25.417] <TB0> INFO: Expecting 41600 events.
[11:19:29.457] <TB0> INFO: 41600 events read in total (3448ms).
[11:19:29.457] <TB0> INFO: Test took 4316ms.
[11:19:29.460] <TB0> INFO: scanning low vcal = 80
[11:19:29.737] <TB0> INFO: Expecting 41600 events.
[11:19:33.710] <TB0> INFO: 41600 events read in total (3378ms).
[11:19:33.711] <TB0> INFO: Test took 4251ms.
[11:19:33.715] <TB0> INFO: scanning low vcal = 90
[11:19:33.990] <TB0> INFO: Expecting 41600 events.
[11:19:37.965] <TB0> INFO: 41600 events read in total (3376ms).
[11:19:37.965] <TB0> INFO: Test took 4250ms.
[11:19:37.970] <TB0> INFO: scanning low vcal = 100
[11:19:38.245] <TB0> INFO: Expecting 41600 events.
[11:19:42.241] <TB0> INFO: 41600 events read in total (3404ms).
[11:19:42.243] <TB0> INFO: Test took 4273ms.
[11:19:42.246] <TB0> INFO: scanning low vcal = 110
[11:19:42.523] <TB0> INFO: Expecting 41600 events.
[11:19:46.541] <TB0> INFO: 41600 events read in total (3427ms).
[11:19:46.542] <TB0> INFO: Test took 4296ms.
[11:19:46.545] <TB0> INFO: scanning low vcal = 120
[11:19:46.821] <TB0> INFO: Expecting 41600 events.
[11:19:50.777] <TB0> INFO: 41600 events read in total (3364ms).
[11:19:50.778] <TB0> INFO: Test took 4233ms.
[11:19:50.782] <TB0> INFO: scanning low vcal = 130
[11:19:51.059] <TB0> INFO: Expecting 41600 events.
[11:19:55.055] <TB0> INFO: 41600 events read in total (3404ms).
[11:19:55.056] <TB0> INFO: Test took 4274ms.
[11:19:55.059] <TB0> INFO: scanning low vcal = 140
[11:19:55.336] <TB0> INFO: Expecting 41600 events.
[11:19:59.309] <TB0> INFO: 41600 events read in total (3381ms).
[11:19:59.310] <TB0> INFO: Test took 4251ms.
[11:19:59.313] <TB0> INFO: scanning low vcal = 150
[11:19:59.589] <TB0> INFO: Expecting 41600 events.
[11:20:03.587] <TB0> INFO: 41600 events read in total (3406ms).
[11:20:03.588] <TB0> INFO: Test took 4275ms.
[11:20:03.591] <TB0> INFO: scanning low vcal = 160
[11:20:03.867] <TB0> INFO: Expecting 41600 events.
[11:20:07.818] <TB0> INFO: 41600 events read in total (3360ms).
[11:20:07.818] <TB0> INFO: Test took 4226ms.
[11:20:07.821] <TB0> INFO: scanning low vcal = 170
[11:20:08.098] <TB0> INFO: Expecting 41600 events.
[11:20:12.054] <TB0> INFO: 41600 events read in total (3364ms).
[11:20:12.054] <TB0> INFO: Test took 4232ms.
[11:20:12.060] <TB0> INFO: scanning low vcal = 180
[11:20:12.334] <TB0> INFO: Expecting 41600 events.
[11:20:16.284] <TB0> INFO: 41600 events read in total (3358ms).
[11:20:16.285] <TB0> INFO: Test took 4225ms.
[11:20:16.288] <TB0> INFO: scanning low vcal = 190
[11:20:16.564] <TB0> INFO: Expecting 41600 events.
[11:20:20.571] <TB0> INFO: 41600 events read in total (3415ms).
[11:20:20.572] <TB0> INFO: Test took 4284ms.
[11:20:20.575] <TB0> INFO: scanning low vcal = 200
[11:20:20.851] <TB0> INFO: Expecting 41600 events.
[11:20:24.880] <TB0> INFO: 41600 events read in total (3437ms).
[11:20:24.880] <TB0> INFO: Test took 4305ms.
[11:20:24.883] <TB0> INFO: scanning low vcal = 210
[11:20:25.160] <TB0> INFO: Expecting 41600 events.
[11:20:29.115] <TB0> INFO: 41600 events read in total (3364ms).
[11:20:29.115] <TB0> INFO: Test took 4232ms.
[11:20:29.119] <TB0> INFO: scanning low vcal = 220
[11:20:29.395] <TB0> INFO: Expecting 41600 events.
[11:20:33.403] <TB0> INFO: 41600 events read in total (3416ms).
[11:20:33.404] <TB0> INFO: Test took 4285ms.
[11:20:33.407] <TB0> INFO: scanning low vcal = 230
[11:20:33.683] <TB0> INFO: Expecting 41600 events.
[11:20:37.650] <TB0> INFO: 41600 events read in total (3375ms).
[11:20:37.651] <TB0> INFO: Test took 4244ms.
[11:20:37.654] <TB0> INFO: scanning low vcal = 240
[11:20:37.948] <TB0> INFO: Expecting 41600 events.
[11:20:41.886] <TB0> INFO: 41600 events read in total (3346ms).
[11:20:41.887] <TB0> INFO: Test took 4233ms.
[11:20:41.890] <TB0> INFO: scanning low vcal = 250
[11:20:42.166] <TB0> INFO: Expecting 41600 events.
[11:20:46.174] <TB0> INFO: 41600 events read in total (3416ms).
[11:20:46.175] <TB0> INFO: Test took 4285ms.
[11:20:46.180] <TB0> INFO: scanning high vcal = 30 (= 210 in low range)
[11:20:46.455] <TB0> INFO: Expecting 41600 events.
[11:20:50.520] <TB0> INFO: 41600 events read in total (3474ms).
[11:20:50.521] <TB0> INFO: Test took 4341ms.
[11:20:50.524] <TB0> INFO: scanning high vcal = 50 (= 350 in low range)
[11:20:50.829] <TB0> INFO: Expecting 41600 events.
[11:20:54.852] <TB0> INFO: 41600 events read in total (3432ms).
[11:20:54.856] <TB0> INFO: Test took 4331ms.
[11:20:54.859] <TB0> INFO: scanning high vcal = 70 (= 490 in low range)
[11:20:55.153] <TB0> INFO: Expecting 41600 events.
[11:20:59.212] <TB0> INFO: 41600 events read in total (3468ms).
[11:20:59.213] <TB0> INFO: Test took 4354ms.
[11:20:59.217] <TB0> INFO: scanning high vcal = 90 (= 630 in low range)
[11:20:59.513] <TB0> INFO: Expecting 41600 events.
[11:21:03.563] <TB0> INFO: 41600 events read in total (3458ms).
[11:21:03.564] <TB0> INFO: Test took 4347ms.
[11:21:03.567] <TB0> INFO: scanning high vcal = 200 (= 1400 in low range)
[11:21:03.892] <TB0> INFO: Expecting 41600 events.
[11:21:07.864] <TB0> INFO: 41600 events read in total (3381ms).
[11:21:07.865] <TB0> INFO: Test took 4297ms.
[11:21:08.687] <TB0> INFO: PixTestGainPedestal::measure() done
[11:21:43.648] <TB0> INFO: PixTestGainPedestal::fit() done
[11:21:43.648] <TB0> INFO: non-linearity mean: 0.986 0.957 0.952 0.954 0.926 0.985 0.977 0.930 0.958 0.976 0.976 0.985 0.949 0.917 0.936 0.915
[11:21:43.648] <TB0> INFO: non-linearity RMS: 0.004 0.177 0.053 0.064 0.094 0.004 0.005 0.104 0.037 0.004 0.005 0.004 0.052 0.074 0.065 0.084
[11:21:43.649] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C0.dat
[11:21:43.661] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C1.dat
[11:21:43.674] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C2.dat
[11:21:43.687] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C3.dat
[11:21:43.700] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C4.dat
[11:21:43.713] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C5.dat
[11:21:43.726] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C6.dat
[11:21:43.739] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C7.dat
[11:21:43.752] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C8.dat
[11:21:43.765] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C9.dat
[11:21:43.778] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C10.dat
[11:21:43.790] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C11.dat
[11:21:43.803] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C12.dat
[11:21:43.816] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C13.dat
[11:21:43.829] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C14.dat
[11:21:43.842] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1117_FullQualification_2016-11-03_09h01m_1478160071//001_Fulltest_m20//phCalibrationFitErr35_C15.dat
[11:21:43.854] <TB0> INFO: PixTestGainPedestal::fullTest() done, duration: 163 seconds
[11:21:43.854] <TB0> INFO: Decoding statistics:
[11:21:43.854] <TB0> INFO: General information:
[11:21:43.854] <TB0> INFO: 16bit words read: 3327896
[11:21:43.855] <TB0> INFO: valid events total: 332800
[11:21:43.855] <TB0> INFO: empty events: 0
[11:21:43.855] <TB0> INFO: valid events with pixels: 332800
[11:21:43.855] <TB0> INFO: valid pixel hits: 665548
[11:21:43.855] <TB0> INFO: Event errors: 0
[11:21:43.855] <TB0> INFO: start marker: 0
[11:21:43.855] <TB0> INFO: stop marker: 0
[11:21:43.855] <TB0> INFO: overflow: 0
[11:21:43.855] <TB0> INFO: invalid 5bit words: 0
[11:21:43.855] <TB0> INFO: invalid XOR eye diagram: 0
[11:21:43.855] <TB0> INFO: frame (failed synchr.): 0
[11:21:43.855] <TB0> INFO: idle data (no TBM trl): 0
[11:21:43.855] <TB0> INFO: no data (only TBM hdr): 0
[11:21:43.855] <TB0> INFO: TBM errors: 0
[11:21:43.855] <TB0> INFO: flawed TBM headers: 0
[11:21:43.855] <TB0> INFO: flawed TBM trailers: 0
[11:21:43.855] <TB0> INFO: event ID mismatches: 0
[11:21:43.855] <TB0> INFO: ROC errors: 0
[11:21:43.855] <TB0> INFO: missing ROC header(s): 0
[11:21:43.855] <TB0> INFO: misplaced readback start: 0
[11:21:43.855] <TB0> INFO: Pixel decoding errors: 0
[11:21:43.855] <TB0> INFO: pixel data incomplete: 0
[11:21:43.855] <TB0> INFO: pixel address: 0
[11:21:43.855] <TB0> INFO: pulse height fill bit: 0
[11:21:43.855] <TB0> INFO: buffer corruption: 0
[11:21:43.872] <TB0> INFO: Decoding statistics:
[11:21:43.872] <TB0> INFO: General information:
[11:21:43.872] <TB0> INFO: 16bit words read: 3457312
[11:21:43.872] <TB0> INFO: valid events total: 353536
[11:21:43.872] <TB0> INFO: empty events: 18236
[11:21:43.872] <TB0> INFO: valid events with pixels: 335300
[11:21:43.872] <TB0> INFO: valid pixel hits: 668048
[11:21:43.872] <TB0> INFO: Event errors: 0
[11:21:43.872] <TB0> INFO: start marker: 0
[11:21:43.872] <TB0> INFO: stop marker: 0
[11:21:43.872] <TB0> INFO: overflow: 0
[11:21:43.872] <TB0> INFO: invalid 5bit words: 0
[11:21:43.872] <TB0> INFO: invalid XOR eye diagram: 0
[11:21:43.872] <TB0> INFO: frame (failed synchr.): 0
[11:21:43.872] <TB0> INFO: idle data (no TBM trl): 0
[11:21:43.872] <TB0> INFO: no data (only TBM hdr): 0
[11:21:43.872] <TB0> INFO: TBM errors: 0
[11:21:43.872] <TB0> INFO: flawed TBM headers: 0
[11:21:43.872] <TB0> INFO: flawed TBM trailers: 0
[11:21:43.872] <TB0> INFO: event ID mismatches: 0
[11:21:43.872] <TB0> INFO: ROC errors: 0
[11:21:43.872] <TB0> INFO: missing ROC header(s): 0
[11:21:43.872] <TB0> INFO: misplaced readback start: 0
[11:21:43.872] <TB0> INFO: Pixel decoding errors: 0
[11:21:43.872] <TB0> INFO: pixel data incomplete: 0
[11:21:43.872] <TB0> INFO: pixel address: 0
[11:21:43.872] <TB0> INFO: pulse height fill bit: 0
[11:21:43.872] <TB0> INFO: buffer corruption: 0
[11:21:43.872] <TB0> INFO: enter test to run
[11:21:43.872] <TB0> INFO: test: exit no parameter change
[11:21:43.980] <TB0> QUIET: Connection to board 71 closed.
[11:21:43.981] <TB0> INFO: pXar: this is the end, my friend