[11:19:35.827] <TB0> INFO: *** Welcome to pxar ***
[11:19:35.827] <TB0> INFO: *** Today: 2016/10/16
[11:19:35.835] <TB0> INFO: *** Version: c8ba-dirty
[11:19:35.835] <TB0> INFO: readRocDacs: /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C0.dat .. /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C15.dat
[11:19:35.836] <TB0> INFO: readTbmDacs: /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//tbmParameters_C0a.dat .. /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//tbmParameters_C1b.dat
[11:19:35.836] <TB0> INFO: readMaskFile: /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//defaultMaskFile.dat
[11:19:35.836] <TB0> INFO: readTrimFile: /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters_C0.dat .. /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters_C15.dat
[11:19:35.896] <TB0> INFO: clk: 4
[11:19:35.896] <TB0> INFO: ctr: 4
[11:19:35.896] <TB0> INFO: sda: 19
[11:19:35.896] <TB0> INFO: tin: 9
[11:19:35.896] <TB0> INFO: level: 15
[11:19:35.896] <TB0> INFO: triggerdelay: 0
[11:19:35.896] <TB0> QUIET: Instanciating API for pxar v2.7.6+55~gafdbfd9
[11:19:35.896] <TB0> INFO: Log level: INFO
[11:19:35.905] <TB0> INFO: Found DTB DTB_WRQ4OZ
[11:19:35.924] <TB0> QUIET: Connection to board DTB_WRQ4OZ opened.
[11:19:35.926] <TB0> INFO: DTB startup information
--- DTB info------------------------------------------
Board id: 71
HW version: DTB1.2
FW version: 4.6
SW version: 4.7
Options:
USB id: DTB_WRQ4OZ
MAC address: 40D855118047
Hostname: pixelDTB071
Comment:
------------------------------------------------------
[11:19:35.928] <TB0> INFO: RPC call hashes of host and DTB match: 486171790
[11:19:37.416] <TB0> INFO: DUT info:
[11:19:37.417] <TB0> INFO: The DUT currently contains the following objects:
[11:19:37.417] <TB0> INFO: 4 TBM Cores tbm10c (4 ON)
[11:19:37.417] <TB0> INFO: TBM Core alpha (0): 7 registers set
[11:19:37.417] <TB0> INFO: TBM Core beta (1): 7 registers set
[11:19:37.417] <TB0> INFO: TBM Core alpha (2): 7 registers set
[11:19:37.417] <TB0> INFO: TBM Core beta (3): 7 registers set
[11:19:37.417] <TB0> INFO: 16 ROCs proc600 (16 ON) with 4160 pixelConfigs
[11:19:37.417] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.417] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:19:37.818] <TB0> INFO: enter 'restricted' command line mode
[11:19:37.818] <TB0> INFO: enter test to run
[11:19:37.818] <TB0> INFO: test: pretest no parameter change
[11:19:37.818] <TB0> INFO: running: pretest
[11:19:37.822] <TB0> INFO: ######################################################################
[11:19:37.822] <TB0> INFO: PixTestPretest::doTest()
[11:19:37.822] <TB0> INFO: ######################################################################
[11:19:37.823] <TB0> INFO: ----------------------------------------------------------------------
[11:19:37.823] <TB0> INFO: PixTestPretest::programROC()
[11:19:37.823] <TB0> INFO: ----------------------------------------------------------------------
[11:19:55.837] <TB0> INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:19:55.837] <TB0> INFO: IA differences per ROC: 16.9 18.5 20.1 19.3 17.7 18.5 18.5 19.3 18.5 17.7 19.3 19.3 20.1 20.1 20.1 17.7
[11:19:55.899] <TB0> INFO: ----------------------------------------------------------------------
[11:19:55.899] <TB0> INFO: PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:19:55.899] <TB0> INFO: ----------------------------------------------------------------------
[11:20:02.683] <TB0> INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[11:20:02.683] <TB0> INFO: i(loss) [mA/ROC]: 20.1 20.9 20.1 20.1 20.1 20.9 20.1 20.1 20.1 19.3 19.3 20.1 20.1 20.1 20.1 20.1
[11:20:02.711] <TB0> INFO: ----------------------------------------------------------------------
[11:20:02.711] <TB0> INFO: PixTestPretest::findTiming()
[11:20:02.711] <TB0> INFO: ----------------------------------------------------------------------
[11:20:02.711] <TB0> INFO: PixTestCmd::init()

[11:20:34.979] <TB0> INFO: TBM phases: 160MHz: 0, 400MHz: 2, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[11:20:34.979] <TB0> INFO: (success/tries = 100/100), width = 3
[11:20:36.487] <TB0> INFO: ----------------------------------------------------------------------
[11:20:36.487] <TB0> INFO: PixTestPretest::findWorkingPixel()
[11:20:36.487] <TB0> INFO: ----------------------------------------------------------------------
[11:20:36.583] <TB0> INFO: Expecting 231680 events.
[11:20:46.555] <TB0> INFO: 231680 events read in total (9380ms).
[11:20:46.566] <TB0> INFO: Test took 10074ms.
[11:20:46.804] <TB0> INFO: Found working pixel in all ROCs: col/row = 12/22
[11:20:46.835] <TB0> INFO: ----------------------------------------------------------------------
[11:20:46.835] <TB0> INFO: PixTestPretest::setVthrCompCalDel()
[11:20:46.835] <TB0> INFO: ----------------------------------------------------------------------
[11:20:46.928] <TB0> INFO: Expecting 231680 events.
[11:20:56.846] <TB0> INFO: 231680 events read in total (9326ms).
[11:20:56.854] <TB0> INFO: Test took 10014ms.
[11:20:57.123] <TB0> INFO: PixTestPretest::setVthrCompCalDel() done
[11:20:57.123] <TB0> INFO: CalDel: 108 107 127 108 101 104 107 106 111 106 108 104 118 111 108 108
[11:20:57.123] <TB0> INFO: VthrComp: 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51
[11:20:57.126] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C0.dat
[11:20:57.126] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C1.dat
[11:20:57.126] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C2.dat
[11:20:57.126] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C3.dat
[11:20:57.126] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C4.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C5.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C6.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C7.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C8.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C9.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C10.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C11.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C12.dat
[11:20:57.127] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C13.dat
[11:20:57.128] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C14.dat
[11:20:57.128] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters_C15.dat
[11:20:57.128] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//tbmParameters_C0a.dat
[11:20:57.128] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//tbmParameters_C0b.dat
[11:20:57.128] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//tbmParameters_C1a.dat
[11:20:57.128] <TB0> INFO: write tbm parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//tbmParameters_C1b.dat
[11:20:57.128] <TB0> INFO: PixTestPretest::doTest() done, duration: 79 seconds
[11:20:57.180] <TB0> INFO: enter test to run
[11:20:57.180] <TB0> INFO: test: FullTest no parameter change
[11:20:57.180] <TB0> INFO: running: fulltest
[11:20:57.180] <TB0> INFO: ######################################################################
[11:20:57.180] <TB0> INFO: PixTestFullTest::doTest()
[11:20:57.180] <TB0> INFO: ######################################################################
[11:20:57.181] <TB0> INFO: ######################################################################
[11:20:57.181] <TB0> INFO: PixTestAlive::doTest()
[11:20:57.181] <TB0> INFO: ######################################################################
[11:20:57.183] <TB0> INFO: ----------------------------------------------------------------------
[11:20:57.183] <TB0> INFO: PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:20:57.183] <TB0> INFO: ----------------------------------------------------------------------
[11:20:57.423] <TB0> INFO: Expecting 41600 events.
[11:21:00.950] <TB0> INFO: 41600 events read in total (2935ms).
[11:21:00.951] <TB0> INFO: Test took 3767ms.
[11:21:01.182] <TB0> INFO: PixTestAlive::aliveTest() done
[11:21:01.182] <TB0> INFO: number of dead pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[11:21:01.184] <TB0> INFO: ----------------------------------------------------------------------
[11:21:01.184] <TB0> INFO: PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:21:01.184] <TB0> INFO: ----------------------------------------------------------------------
[11:21:01.428] <TB0> INFO: Expecting 41600 events.
[11:21:04.385] <TB0> INFO: 41600 events read in total (2365ms).
[11:21:04.386] <TB0> INFO: Test took 3200ms.
[11:21:04.386] <TB0> INFO: mask vs. old pixelAlive PixelAlive_C0_V0 .. PixelAlive_C15_V0
[11:21:04.623] <TB0> INFO: PixTestAlive::maskTest() done
[11:21:04.623] <TB0> INFO: number of mask-defect pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[11:21:04.625] <TB0> INFO: ----------------------------------------------------------------------
[11:21:04.625] <TB0> INFO: PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:21:04.625] <TB0> INFO: ----------------------------------------------------------------------
[11:21:04.866] <TB0> INFO: Expecting 41600 events.
[11:21:08.367] <TB0> INFO: 41600 events read in total (2910ms).
[11:21:08.368] <TB0> INFO: Test took 3740ms.
[11:21:08.603] <TB0> INFO: PixTestAlive::addressDecodingTest() done
[11:21:08.603] <TB0> INFO: number of address-decoding pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[11:21:08.604] <TB0> INFO: PixTestAlive::doTest() done, duration: 11 seconds
[11:21:08.604] <TB0> INFO: Decoding statistics:
[11:21:08.604] <TB0> INFO: General information:
[11:21:08.604] <TB0> INFO: 16bit words read: 0
[11:21:08.604] <TB0> INFO: valid events total: 0
[11:21:08.604] <TB0> INFO: empty events: 0
[11:21:08.604] <TB0> INFO: valid events with pixels: 0
[11:21:08.604] <TB0> INFO: valid pixel hits: 0
[11:21:08.604] <TB0> INFO: Event errors: 0
[11:21:08.604] <TB0> INFO: start marker: 0
[11:21:08.604] <TB0> INFO: stop marker: 0
[11:21:08.604] <TB0> INFO: overflow: 0
[11:21:08.604] <TB0> INFO: invalid 5bit words: 0
[11:21:08.604] <TB0> INFO: invalid XOR eye diagram: 0
[11:21:08.604] <TB0> INFO: frame (failed synchr.): 0
[11:21:08.604] <TB0> INFO: idle data (no TBM trl): 0
[11:21:08.604] <TB0> INFO: no data (only TBM hdr): 0
[11:21:08.604] <TB0> INFO: TBM errors: 0
[11:21:08.604] <TB0> INFO: flawed TBM headers: 0
[11:21:08.604] <TB0> INFO: flawed TBM trailers: 0
[11:21:08.604] <TB0> INFO: event ID mismatches: 0
[11:21:08.604] <TB0> INFO: ROC errors: 0
[11:21:08.604] <TB0> INFO: missing ROC header(s): 0
[11:21:08.604] <TB0> INFO: misplaced readback start: 0
[11:21:08.604] <TB0> INFO: Pixel decoding errors: 0
[11:21:08.604] <TB0> INFO: pixel data incomplete: 0
[11:21:08.604] <TB0> INFO: pixel address: 0
[11:21:08.605] <TB0> INFO: pulse height fill bit: 0
[11:21:08.605] <TB0> INFO: buffer corruption: 0
[11:21:08.612] <TB0> INFO: readReadbackCal: /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C0.dat .. /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C15.dat
[11:21:08.612] <TB0> INFO: readGainPedestalParameters /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr_C0.dat .. /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr_C15.dat

[11:21:08.612] <TB0> INFO: ######################################################################
[11:21:08.612] <TB0> INFO: PixTestReadback::doTest()
[11:21:08.612] <TB0> INFO: ######################################################################
[11:21:08.612] <TB0> INFO: ----------------------------------------------------------------------
[11:21:08.612] <TB0> INFO: PixTestReadback::CalibrateVd()
[11:21:08.612] <TB0> INFO: ----------------------------------------------------------------------
[11:21:18.562] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C0.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C1.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C2.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C3.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C4.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C5.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C6.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C7.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C8.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C9.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C10.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C11.dat
[11:21:18.563] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C12.dat
[11:21:18.564] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C13.dat
[11:21:18.564] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C14.dat
[11:21:18.564] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C15.dat
[11:21:18.595] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[11:21:18.595] <TB0> INFO: ----------------------------------------------------------------------
[11:21:18.595] <TB0> INFO: PixTestReadback::CalibrateVa()
[11:21:18.595] <TB0> INFO: ----------------------------------------------------------------------
[11:21:28.523] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C0.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C1.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C2.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C3.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C4.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C5.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C6.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C7.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C8.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C9.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C10.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C11.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C12.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C13.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C14.dat
[11:21:28.524] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C15.dat
[11:21:28.552] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[11:21:28.552] <TB0> INFO: ----------------------------------------------------------------------
[11:21:28.552] <TB0> INFO: PixTestReadback::readbackVbg()
[11:21:28.552] <TB0> INFO: ----------------------------------------------------------------------
[11:21:36.215] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[11:21:36.215] <TB0> INFO: ----------------------------------------------------------------------
[11:21:36.215] <TB0> INFO: PixTestReadback::getCalibratedVbg()
[11:21:36.215] <TB0> INFO: ----------------------------------------------------------------------
[11:21:36.215] <TB0> INFO: Vbg will be calibrated using Vd calibration
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 0: uncalibrated Vbg = 158.6calibrated Vbg = 1.16912 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 1: uncalibrated Vbg = 152calibrated Vbg = 1.17315 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 2: uncalibrated Vbg = 157.1calibrated Vbg = 1.17609 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 3: uncalibrated Vbg = 160calibrated Vbg = 1.16627 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 4: uncalibrated Vbg = 155.6calibrated Vbg = 1.16839 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 5: uncalibrated Vbg = 157.8calibrated Vbg = 1.17227 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 6: uncalibrated Vbg = 164.2calibrated Vbg = 1.17036 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 7: uncalibrated Vbg = 162.9calibrated Vbg = 1.17366 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 8: uncalibrated Vbg = 159.4calibrated Vbg = 1.16887 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 9: uncalibrated Vbg = 160.7calibrated Vbg = 1.17233 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 10: uncalibrated Vbg = 156.8calibrated Vbg = 1.15683 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 11: uncalibrated Vbg = 157.2calibrated Vbg = 1.16237 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 12: uncalibrated Vbg = 161.1calibrated Vbg = 1.16162 :::*/*/*/*/
[11:21:36.215] <TB0> INFO: /*/*/*/*::: ROC 13: uncalibrated Vbg = 167.4calibrated Vbg = 1.17353 :::*/*/*/*/
[11:21:36.216] <TB0> INFO: /*/*/*/*::: ROC 14: uncalibrated Vbg = 163.7calibrated Vbg = 1.16803 :::*/*/*/*/
[11:21:36.216] <TB0> INFO: /*/*/*/*::: ROC 15: uncalibrated Vbg = 158.7calibrated Vbg = 1.17329 :::*/*/*/*/
[11:21:36.218] <TB0> INFO: ----------------------------------------------------------------------
[11:21:36.219] <TB0> INFO: PixTestReadback::CalibrateIa()
[11:21:36.219] <TB0> INFO: ----------------------------------------------------------------------
[11:24:17.085] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C0.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C1.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C2.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C3.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C4.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C5.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C6.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C7.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C8.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C9.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C10.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C11.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C12.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C13.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C14.dat
[11:24:17.086] <TB0> INFO: write readback calibration parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//readbackCal_C15.dat
[11:24:17.118] <TB0> INFO: PixTestPattern:: pg_setup set to default.
[11:24:17.120] <TB0> INFO: PixTestReadback::doTest() done
[11:24:17.120] <TB0> INFO: Decoding statistics:
[11:24:17.120] <TB0> INFO: General information:
[11:24:17.121] <TB0> INFO: 16bit words read: 1536
[11:24:17.121] <TB0> INFO: valid events total: 256
[11:24:17.121] <TB0> INFO: empty events: 256
[11:24:17.121] <TB0> INFO: valid events with pixels: 0
[11:24:17.121] <TB0> INFO: valid pixel hits: 0
[11:24:17.121] <TB0> INFO: Event errors: 0
[11:24:17.121] <TB0> INFO: start marker: 0
[11:24:17.121] <TB0> INFO: stop marker: 0
[11:24:17.121] <TB0> INFO: overflow: 0
[11:24:17.121] <TB0> INFO: invalid 5bit words: 0
[11:24:17.121] <TB0> INFO: invalid XOR eye diagram: 0
[11:24:17.121] <TB0> INFO: frame (failed synchr.): 0
[11:24:17.121] <TB0> INFO: idle data (no TBM trl): 0
[11:24:17.121] <TB0> INFO: no data (only TBM hdr): 0
[11:24:17.121] <TB0> INFO: TBM errors: 0
[11:24:17.121] <TB0> INFO: flawed TBM headers: 0
[11:24:17.121] <TB0> INFO: flawed TBM trailers: 0
[11:24:17.121] <TB0> INFO: event ID mismatches: 0
[11:24:17.121] <TB0> INFO: ROC errors: 0
[11:24:17.121] <TB0> INFO: missing ROC header(s): 0
[11:24:17.121] <TB0> INFO: misplaced readback start: 0
[11:24:17.121] <TB0> INFO: Pixel decoding errors: 0
[11:24:17.121] <TB0> INFO: pixel data incomplete: 0
[11:24:17.121] <TB0> INFO: pixel address: 0
[11:24:17.121] <TB0> INFO: pulse height fill bit: 0
[11:24:17.121] <TB0> INFO: buffer corruption: 0
[11:24:17.174] <TB0> INFO: ######################################################################
[11:24:17.174] <TB0> INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[11:24:17.174] <TB0> INFO: ######################################################################
[11:24:17.177] <TB0> INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[11:24:17.192] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[11:24:17.192] <TB0> INFO: run 1 of 1
[11:24:17.429] <TB0> INFO: Expecting 3120000 events.
[11:24:48.851] <TB0> INFO: 660370 events read in total (30830ms).











[11:25:18.705] <TB0> INFO: 1315970 events read in total (60684ms).











[11:25:48.695] <TB0> INFO: 1969390 events read in total (90674ms).





















[11:26:19.138] <TB0> INFO: 2624575 events read in total (121117ms).











[11:26:41.925] <TB0> INFO: 3120000 events read in total (143904ms).
[11:26:41.001] <TB0> INFO: Test took 144810ms.
[11:27:06.616] <TB0> INFO: PixTestBBMap::doTest() done with 4 decoding errors: , duration: 169 seconds
[11:27:06.616] <TB0> INFO: number of dead bumps (per ROC): 4 0 1 4 13 3 9 8 6 4 4 2 1 1 2 1
[11:27:06.616] <TB0> INFO: separation cut (per ROC): 112 111 90 97 93 104 106 106 91 111 105 105 106 104 105 111
[11:27:06.616] <TB0> INFO: Decoding statistics:
[11:27:06.616] <TB0> INFO: General information:
[11:27:06.616] <TB0> INFO: 16bit words read: 0
[11:27:06.616] <TB0> INFO: valid events total: 0
[11:27:06.616] <TB0> INFO: empty events: 0
[11:27:06.616] <TB0> INFO: valid events with pixels: 0
[11:27:06.616] <TB0> INFO: valid pixel hits: 0
[11:27:06.617] <TB0> INFO: Event errors: 0
[11:27:06.617] <TB0> INFO: start marker: 0
[11:27:06.617] <TB0> INFO: stop marker: 0
[11:27:06.617] <TB0> INFO: overflow: 0
[11:27:06.617] <TB0> INFO: invalid 5bit words: 0
[11:27:06.617] <TB0> INFO: invalid XOR eye diagram: 0
[11:27:06.617] <TB0> INFO: frame (failed synchr.): 0
[11:27:06.617] <TB0> INFO: idle data (no TBM trl): 0
[11:27:06.617] <TB0> INFO: no data (only TBM hdr): 0
[11:27:06.617] <TB0> INFO: TBM errors: 0
[11:27:06.617] <TB0> INFO: flawed TBM headers: 0
[11:27:06.617] <TB0> INFO: flawed TBM trailers: 0
[11:27:06.617] <TB0> INFO: event ID mismatches: 0
[11:27:06.617] <TB0> INFO: ROC errors: 0
[11:27:06.617] <TB0> INFO: missing ROC header(s): 0
[11:27:06.617] <TB0> INFO: misplaced readback start: 0
[11:27:06.617] <TB0> INFO: Pixel decoding errors: 0
[11:27:06.617] <TB0> INFO: pixel data incomplete: 0
[11:27:06.617] <TB0> INFO: pixel address: 0
[11:27:06.617] <TB0> INFO: pulse height fill bit: 0
[11:27:06.617] <TB0> INFO: buffer corruption: 0
[11:27:06.655] <TB0> INFO: ######################################################################
[11:27:06.655] <TB0> INFO: PixTestScurves::fullTest() ntrig = 50, dacs/step = -1, ntrig/step = -1
[11:27:06.655] <TB0> INFO: ######################################################################
[11:27:06.656] <TB0> INFO: ----------------------------------------------------------------------
[11:27:06.656] <TB0> INFO: PixTestScurves::scurves(Vcal), ntrig = 50, dacs/step = -1, ntrig/step = -1
[11:27:06.656] <TB0> INFO: ----------------------------------------------------------------------
[11:27:06.656] <TB0> INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 25 .. 200 (-1/-1) hits flags = 528 (plus default)
[11:27:06.669] <TB0> INFO: dacScan split into 1 runs with ntrig = 50
[11:27:06.669] <TB0> INFO: run 1 of 1
[11:27:06.961] <TB0> INFO: Expecting 36608000 events.
[11:27:30.776] <TB0> INFO: 670700 events read in total (23224ms).
[11:27:53.271] <TB0> INFO: 1328550 events read in total (45719ms).
[11:28:15.953] <TB0> INFO: 1986050 events read in total (68401ms).
[11:28:38.640] <TB0> INFO: 2643850 events read in total (91088ms).
[11:29:01.204] <TB0> INFO: 3302250 events read in total (113652ms).
[11:29:23.869] <TB0> INFO: 3959500 events read in total (136317ms).
[11:29:46.472] <TB0> INFO: 4618350 events read in total (158920ms).
[11:30:09.039] <TB0> INFO: 5276400 events read in total (181487ms).
[11:30:32.021] <TB0> INFO: 5935100 events read in total (204469ms).
[11:30:54.531] <TB0> INFO: 6594850 events read in total (226979ms).
[11:31:17.284] <TB0> INFO: 7251400 events read in total (249732ms).
[11:31:40.107] <TB0> INFO: 7908550 events read in total (272555ms).
[11:32:02.715] <TB0> INFO: 8563650 events read in total (295163ms).
[11:32:25.732] <TB0> INFO: 9221050 events read in total (318180ms).
[11:32:48.350] <TB0> INFO: 9878500 events read in total (340798ms).
[11:33:10.981] <TB0> INFO: 10532550 events read in total (363429ms).
[11:33:33.546] <TB0> INFO: 11185650 events read in total (385994ms).
[11:33:56.290] <TB0> INFO: 11842100 events read in total (408738ms).
[11:34:18.919] <TB0> INFO: 12496350 events read in total (431367ms).
[11:34:41.590] <TB0> INFO: 13152150 events read in total (454038ms).
[11:35:03.912] <TB0> INFO: 13806450 events read in total (476360ms).
[11:35:26.580] <TB0> INFO: 14462300 events read in total (499028ms).
[11:35:48.004] <TB0> INFO: 15116550 events read in total (521452ms).
[11:36:11.616] <TB0> INFO: 15770500 events read in total (544064ms).
[11:36:34.210] <TB0> INFO: 16425850 events read in total (566658ms).
[11:36:56.992] <TB0> INFO: 17079050 events read in total (589440ms).
[11:37:19.455] <TB0> INFO: 17731400 events read in total (611903ms).
[11:37:42.356] <TB0> INFO: 18383400 events read in total (634804ms).
[11:38:04.737] <TB0> INFO: 19037750 events read in total (657185ms).
[11:38:27.106] <TB0> INFO: 19688500 events read in total (679554ms).
[11:38:49.744] <TB0> INFO: 20339650 events read in total (702192ms).
[11:39:12.212] <TB0> INFO: 20989850 events read in total (724660ms).
[11:39:34.819] <TB0> INFO: 21641250 events read in total (747267ms).
[11:39:57.344] <TB0> INFO: 22292650 events read in total (769792ms).
[11:40:19.839] <TB0> INFO: 22942100 events read in total (792287ms).
[11:40:42.367] <TB0> INFO: 23593050 events read in total (814815ms).
[11:41:04.914] <TB0> INFO: 24243450 events read in total (837362ms).
[11:41:27.376] <TB0> INFO: 24892950 events read in total (859824ms).
[11:41:49.970] <TB0> INFO: 25542350 events read in total (882418ms).
[11:42:12.547] <TB0> INFO: 26193100 events read in total (904995ms).
[11:42:34.762] <TB0> INFO: 26841950 events read in total (927210ms).
[11:42:57.198] <TB0> INFO: 27491050 events read in total (949646ms).
[11:43:19.771] <TB0> INFO: 28140300 events read in total (972219ms).
[11:43:42.311] <TB0> INFO: 28791400 events read in total (994759ms).
[11:44:04.997] <TB0> INFO: 29441800 events read in total (1017445ms).
[11:44:27.499] <TB0> INFO: 30092000 events read in total (1039947ms).
[11:44:50.186] <TB0> INFO: 30741750 events read in total (1062634ms).
[11:45:12.731] <TB0> INFO: 31390250 events read in total (1085179ms).
[11:45:35.115] <TB0> INFO: 32039750 events read in total (1107563ms).
[11:45:57.804] <TB0> INFO: 32690750 events read in total (1130252ms).
[11:46:20.396] <TB0> INFO: 33343100 events read in total (1152844ms).
[11:46:42.947] <TB0> INFO: 33994000 events read in total (1175395ms).
[11:47:05.393] <TB0> INFO: 34645950 events read in total (1197841ms).
[11:47:28.111] <TB0> INFO: 35299650 events read in total (1220559ms).
[11:47:50.526] <TB0> INFO: 35953300 events read in total (1242974ms).
[11:48:12.870] <TB0> INFO: 36608000 events read in total (1265318ms).
[11:48:12.946] <TB0> INFO: Test took 1266276ms.
[11:48:13.436] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:14.923] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:16.486] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:18.049] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:19.693] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:21.273] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:22.932] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:24.567] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:26.093] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:27.744] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:29.255] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:30.785] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:32.586] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:34.249] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:36.021] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:38.014] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[11:48:39.557] <TB0> INFO: PixTestScurves::scurves() done
[11:48:39.557] <TB0> INFO: Vcal mean: 119.62 117.09 110.90 113.53 115.90 107.55 117.33 114.44 108.35 124.30 111.95 117.81 106.87 106.10 109.82 114.15
[11:48:39.557] <TB0> INFO: Vcal RMS: 5.50 5.80 5.19 6.23 6.13 5.08 6.19 5.58 5.86 6.44 5.43 5.88 4.93 5.25 4.99 5.29
[11:48:39.557] <TB0> INFO: PixTestScurves::fullTest() done, duration: 1292 seconds
[11:48:39.557] <TB0> INFO: Decoding statistics:
[11:48:39.557] <TB0> INFO: General information:
[11:48:39.557] <TB0> INFO: 16bit words read: 0
[11:48:39.557] <TB0> INFO: valid events total: 0
[11:48:39.557] <TB0> INFO: empty events: 0
[11:48:39.557] <TB0> INFO: valid events with pixels: 0
[11:48:39.557] <TB0> INFO: valid pixel hits: 0
[11:48:39.557] <TB0> INFO: Event errors: 0
[11:48:39.557] <TB0> INFO: start marker: 0
[11:48:39.557] <TB0> INFO: stop marker: 0
[11:48:39.557] <TB0> INFO: overflow: 0
[11:48:39.557] <TB0> INFO: invalid 5bit words: 0
[11:48:39.557] <TB0> INFO: invalid XOR eye diagram: 0
[11:48:39.557] <TB0> INFO: frame (failed synchr.): 0
[11:48:39.557] <TB0> INFO: idle data (no TBM trl): 0
[11:48:39.557] <TB0> INFO: no data (only TBM hdr): 0
[11:48:39.557] <TB0> INFO: TBM errors: 0
[11:48:39.557] <TB0> INFO: flawed TBM headers: 0
[11:48:39.557] <TB0> INFO: flawed TBM trailers: 0
[11:48:39.557] <TB0> INFO: event ID mismatches: 0
[11:48:39.557] <TB0> INFO: ROC errors: 0
[11:48:39.557] <TB0> INFO: missing ROC header(s): 0
[11:48:39.557] <TB0> INFO: misplaced readback start: 0
[11:48:39.557] <TB0> INFO: Pixel decoding errors: 0
[11:48:39.557] <TB0> INFO: pixel data incomplete: 0
[11:48:39.557] <TB0> INFO: pixel address: 0
[11:48:39.557] <TB0> INFO: pulse height fill bit: 0
[11:48:39.557] <TB0> INFO: buffer corruption: 0
[11:48:39.633] <TB0> INFO: ######################################################################
[11:48:39.633] <TB0> INFO: PixTestTrim::doTest()
[11:48:39.633] <TB0> INFO: ######################################################################
[11:48:39.634] <TB0> INFO: ----------------------------------------------------------------------
[11:48:39.634] <TB0> INFO: PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:48:39.634] <TB0> INFO: ----------------------------------------------------------------------
[11:48:39.679] <TB0> INFO: ---> VthrComp thr map (minimal VthrComp)
[11:48:39.679] <TB0> INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:48:39.693] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[11:48:39.693] <TB0> INFO: run 1 of 1
[11:48:39.971] <TB0> INFO: Expecting 5025280 events.
[11:49:11.422] <TB0> INFO: 818784 events read in total (30853ms).
[11:49:41.370] <TB0> INFO: 1634560 events read in total (60801ms).
[11:50:10.809] <TB0> INFO: 2447648 events read in total (90240ms).
[11:50:40.735] <TB0> INFO: 3258336 events read in total (120166ms).
[11:51:10.795] <TB0> INFO: 4066568 events read in total (150227ms).
[11:51:40.294] <TB0> INFO: 4873888 events read in total (179725ms).
[11:51:46.295] <TB0> INFO: 5025280 events read in total (185726ms).
[11:51:46.342] <TB0> INFO: Test took 186649ms.
[11:52:04.431] <TB0> INFO: ROC 0 VthrComp = 122
[11:52:04.431] <TB0> INFO: ROC 1 VthrComp = 125
[11:52:04.431] <TB0> INFO: ROC 2 VthrComp = 104
[11:52:04.431] <TB0> INFO: ROC 3 VthrComp = 110
[11:52:04.431] <TB0> INFO: ROC 4 VthrComp = 116
[11:52:04.431] <TB0> INFO: ROC 5 VthrComp = 115
[11:52:04.431] <TB0> INFO: ROC 6 VthrComp = 114
[11:52:04.431] <TB0> INFO: ROC 7 VthrComp = 119
[11:52:04.432] <TB0> INFO: ROC 8 VthrComp = 101
[11:52:04.432] <TB0> INFO: ROC 9 VthrComp = 120
[11:52:04.432] <TB0> INFO: ROC 10 VthrComp = 114
[11:52:04.433] <TB0> INFO: ROC 11 VthrComp = 118
[11:52:04.433] <TB0> INFO: ROC 12 VthrComp = 112
[11:52:04.433] <TB0> INFO: ROC 13 VthrComp = 109
[11:52:04.433] <TB0> INFO: ROC 14 VthrComp = 115
[11:52:04.433] <TB0> INFO: ROC 15 VthrComp = 116
[11:52:04.433] <TB0> INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:52:04.433] <TB0> INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:52:04.448] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[11:52:04.448] <TB0> INFO: run 1 of 1
[11:52:04.689] <TB0> INFO: Expecting 5025280 events.
[11:52:33.051] <TB0> INFO: 591344 events read in total (27770ms).
[11:52:58.830] <TB0> INFO: 1181224 events read in total (53549ms).
[11:53:24.710] <TB0> INFO: 1771168 events read in total (79429ms).
[11:53:50.448] <TB0> INFO: 2359800 events read in total (105167ms).
[11:54:16.369] <TB0> INFO: 2946808 events read in total (131088ms).
[11:54:41.982] <TB0> INFO: 3532976 events read in total (156701ms).
[11:55:07.632] <TB0> INFO: 4118464 events read in total (182351ms).
[11:55:33.231] <TB0> INFO: 4704848 events read in total (207950ms).
[11:55:47.338] <TB0> INFO: 5025280 events read in total (222057ms).
[11:55:47.424] <TB0> INFO: Test took 222977ms.
[11:56:12.775] <TB0> INFO: roc 0 with ID = 0 has maximal Vcal 60.3616 for pixel 34/8 mean/min/max = 45.8465/31.1885/60.5044
[11:56:12.776] <TB0> INFO: roc 1 with ID = 1 has maximal Vcal 60.4807 for pixel 20/25 mean/min/max = 45.4361/30.329/60.5432
[11:56:12.776] <TB0> INFO: roc 2 with ID = 2 has maximal Vcal 66.0901 for pixel 39/11 mean/min/max = 49.8895/33.3377/66.4414
[11:56:12.776] <TB0> INFO: roc 3 with ID = 3 has maximal Vcal 68.2333 for pixel 0/20 mean/min/max = 50.4023/32.3448/68.4599
[11:56:12.777] <TB0> INFO: roc 4 with ID = 4 has maximal Vcal 63.378 for pixel 18/0 mean/min/max = 47.2833/30.9317/63.6348
[11:56:12.777] <TB0> INFO: roc 5 with ID = 5 has maximal Vcal 59.1667 for pixel 5/2 mean/min/max = 45.4695/31.7459/59.1932
[11:56:12.778] <TB0> INFO: roc 6 with ID = 6 has maximal Vcal 63.9822 for pixel 8/1 mean/min/max = 47.7832/31.4846/64.0818
[11:56:12.778] <TB0> INFO: roc 7 with ID = 7 has maximal Vcal 59.9394 for pixel 2/2 mean/min/max = 45.7994/31.4424/60.1564
[11:56:12.779] <TB0> INFO: roc 8 with ID = 8 has maximal Vcal 67.8901 for pixel 5/2 mean/min/max = 49.8451/31.7027/67.9875
[11:56:12.779] <TB0> INFO: roc 9 with ID = 9 has maximal Vcal 65.0486 for pixel 3/75 mean/min/max = 48.1874/31.1215/65.2532
[11:56:12.780] <TB0> INFO: roc 10 with ID = 10 has maximal Vcal 61.6372 for pixel 0/11 mean/min/max = 46.7025/31.6802/61.7247
[11:56:12.780] <TB0> INFO: roc 11 with ID = 11 has maximal Vcal 63.3324 for pixel 10/7 mean/min/max = 47.2738/31.0614/63.4863
[11:56:12.781] <TB0> INFO: roc 12 with ID = 12 has maximal Vcal 58.392 for pixel 9/65 mean/min/max = 45.2692/32.0517/58.4867
[11:56:12.781] <TB0> INFO: roc 13 with ID = 13 has maximal Vcal 60.4248 for pixel 5/5 mean/min/max = 47.3418/34.1225/60.561
[11:56:12.781] <TB0> INFO: roc 14 with ID = 14 has maximal Vcal 60.3727 for pixel 0/67 mean/min/max = 45.8359/31.2294/60.4425
[11:56:12.782] <TB0> INFO: roc 15 with ID = 15 has maximal Vcal 61.2124 for pixel 51/6 mean/min/max = 46.3459/31.4773/61.2144
[11:56:12.782] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:12.871] <TB0> INFO: Expecting 411648 events.
[11:56:22.447] <TB0> INFO: 411648 events read in total (8984ms).
[11:56:22.455] <TB0> INFO: Expecting 411648 events.
[11:56:31.814] <TB0> INFO: 411648 events read in total (8956ms).
[11:56:31.825] <TB0> INFO: Expecting 411648 events.
[11:56:41.011] <TB0> INFO: 411648 events read in total (8783ms).
[11:56:41.024] <TB0> INFO: Expecting 411648 events.
[11:56:50.300] <TB0> INFO: 411648 events read in total (8873ms).
[11:56:50.319] <TB0> INFO: Expecting 411648 events.
[11:56:59.698] <TB0> INFO: 411648 events read in total (8976ms).
[11:56:59.716] <TB0> INFO: Expecting 411648 events.
[11:57:09.239] <TB0> INFO: 411648 events read in total (9120ms).
[11:57:09.261] <TB0> INFO: Expecting 411648 events.
[11:57:18.696] <TB0> INFO: 411648 events read in total (9032ms).
[11:57:18.720] <TB0> INFO: Expecting 411648 events.
[11:57:28.211] <TB0> INFO: 411648 events read in total (9088ms).
[11:57:28.245] <TB0> INFO: Expecting 411648 events.
[11:57:37.639] <TB0> INFO: 411648 events read in total (8991ms).
[11:57:37.670] <TB0> INFO: Expecting 411648 events.
[11:57:47.115] <TB0> INFO: 411648 events read in total (9042ms).
[11:57:47.147] <TB0> INFO: Expecting 411648 events.
[11:57:56.626] <TB0> INFO: 411648 events read in total (9076ms).
[11:57:56.660] <TB0> INFO: Expecting 411648 events.
[11:58:06.174] <TB0> INFO: 411648 events read in total (9111ms).
[11:58:06.220] <TB0> INFO: Expecting 411648 events.
[11:58:15.668] <TB0> INFO: 411648 events read in total (9045ms).
[11:58:15.723] <TB0> INFO: Expecting 411648 events.
[11:58:25.329] <TB0> INFO: 411648 events read in total (9202ms).
[11:58:25.384] <TB0> INFO: Expecting 411648 events.
[11:58:34.934] <TB0> INFO: 411648 events read in total (9147ms).
[11:58:34.000] <TB0> INFO: Expecting 411648 events.
[11:58:44.497] <TB0> INFO: 411648 events read in total (9094ms).
[11:58:44.566] <TB0> INFO: Test took 151784ms.
[11:58:45.326] <TB0> INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:58:45.339] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[11:58:45.339] <TB0> INFO: run 1 of 1
[11:58:45.581] <TB0> INFO: Expecting 5025280 events.
[11:59:11.941] <TB0> INFO: 586328 events read in total (25768ms).
[11:59:37.942] <TB0> INFO: 1172928 events read in total (51769ms).
[12:00:03.914] <TB0> INFO: 1758856 events read in total (77741ms).
[12:00:29.837] <TB0> INFO: 2343552 events read in total (103664ms).
[12:00:55.912] <TB0> INFO: 2927992 events read in total (129740ms).
[12:01:21.836] <TB0> INFO: 3512640 events read in total (155663ms).
[12:01:47.553] <TB0> INFO: 4095912 events read in total (181380ms).
[12:02:13.181] <TB0> INFO: 4679032 events read in total (207008ms).
[12:02:28.724] <TB0> INFO: 5025280 events read in total (222551ms).
[12:02:28.882] <TB0> INFO: Test took 223544ms.
[12:02:52.426] <TB0> INFO: ---> TrimStepCorr4 extremal thresholds: 0.121661 .. 147.452936
[12:02:52.671] <TB0> INFO: Expecting 208000 events.
[12:03:02.275] <TB0> INFO: 208000 events read in total (9012ms).
[12:03:02.277] <TB0> INFO: Test took 9849ms.
[12:03:02.332] <TB0> INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[12:03:02.348] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[12:03:02.348] <TB0> INFO: run 1 of 1
[12:03:02.627] <TB0> INFO: Expecting 5258240 events.
[12:03:29.225] <TB0> INFO: 585520 events read in total (26007ms).
[12:03:54.822] <TB0> INFO: 1170616 events read in total (51604ms).
[12:04:20.614] <TB0> INFO: 1755344 events read in total (77396ms).
[12:04:46.278] <TB0> INFO: 2340112 events read in total (103060ms).
[12:05:12.218] <TB0> INFO: 2924880 events read in total (129000ms).
[12:05:37.843] <TB0> INFO: 3508976 events read in total (154625ms).
[12:06:03.703] <TB0> INFO: 4093288 events read in total (180485ms).
[12:06:28.921] <TB0> INFO: 4677408 events read in total (205703ms).
[12:06:54.889] <TB0> INFO: 5258240 events read in total (231672ms).
[12:06:54.987] <TB0> INFO: Test took 232640ms.
[12:07:18.111] <TB0> INFO: ---> TrimStepCorr2 extremal thresholds: 27.780392 .. 48.021869
[12:07:18.357] <TB0> INFO: Expecting 208000 events.
[12:07:28.456] <TB0> INFO: 208000 events read in total (9507ms).
[12:07:28.457] <TB0> INFO: Test took 10344ms.
[12:07:28.506] <TB0> INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 17 .. 58 (-1/-1) hits flags = 528 (plus default)
[12:07:28.519] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[12:07:28.519] <TB0> INFO: run 1 of 1
[12:07:28.797] <TB0> INFO: Expecting 1397760 events.
[12:07:56.441] <TB0> INFO: 647232 events read in total (27052ms).
[12:08:23.720] <TB0> INFO: 1292928 events read in total (54331ms).
[12:08:28.520] <TB0> INFO: 1397760 events read in total (59131ms).
[12:08:28.551] <TB0> INFO: Test took 60032ms.
[12:08:43.191] <TB0> INFO: ---> TrimStepCorr1a extremal thresholds: 24.996786 .. 47.519561
[12:08:43.467] <TB0> INFO: Expecting 208000 events.
[12:08:53.549] <TB0> INFO: 208000 events read in total (9490ms).
[12:08:53.550] <TB0> INFO: Test took 10358ms.
[12:08:53.599] <TB0> INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 57 (-1/-1) hits flags = 528 (plus default)
[12:08:53.612] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[12:08:53.612] <TB0> INFO: run 1 of 1
[12:08:53.891] <TB0> INFO: Expecting 1464320 events.
[12:09:22.162] <TB0> INFO: 663248 events read in total (27680ms).
[12:09:49.448] <TB0> INFO: 1325592 events read in total (54966ms).
[12:09:55.709] <TB0> INFO: 1464320 events read in total (61227ms).
[12:09:55.739] <TB0> INFO: Test took 62128ms.
[12:10:09.209] <TB0> INFO: ---> TrimStepCorr1b extremal thresholds: 25.192342 .. 46.315934
[12:10:09.453] <TB0> INFO: Expecting 208000 events.
[12:10:19.274] <TB0> INFO: 208000 events read in total (9230ms).
[12:10:19.275] <TB0> INFO: Test took 10065ms.
[12:10:19.328] <TB0> INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 56 (-1/-1) hits flags = 528 (plus default)
[12:10:19.341] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[12:10:19.341] <TB0> INFO: run 1 of 1
[12:10:19.619] <TB0> INFO: Expecting 1397760 events.
[12:10:47.700] <TB0> INFO: 663456 events read in total (27489ms).
[12:11:14.932] <TB0> INFO: 1326448 events read in total (54721ms).
[12:11:18.251] <TB0> INFO: 1397760 events read in total (58040ms).
[12:11:18.279] <TB0> INFO: Test took 58939ms.
[12:11:32.743] <TB0> INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:11:32.743] <TB0> INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:11:32.757] <TB0> INFO: dacScan split into 1 runs with ntrig = 8
[12:11:32.757] <TB0> INFO: run 1 of 1
[12:11:33.016] <TB0> INFO: Expecting 1364480 events.
[12:12:01.362] <TB0> INFO: 667672 events read in total (27754ms).
[12:12:28.948] <TB0> INFO: 1334632 events read in total (55340ms).
[12:12:30.649] <TB0> INFO: 1364480 events read in total (57041ms).
[12:12:30.675] <TB0> INFO: Test took 57918ms.
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C0.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C1.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C2.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C3.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C4.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C5.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C6.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C7.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C8.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C9.dat
[12:12:44.767] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C10.dat
[12:12:44.768] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C11.dat
[12:12:44.768] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C12.dat
[12:12:44.768] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C13.dat
[12:12:44.768] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C14.dat
[12:12:44.768] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C15.dat
[12:12:44.768] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C0.dat
[12:12:44.774] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C1.dat
[12:12:44.779] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C2.dat
[12:12:44.784] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C3.dat
[12:12:44.789] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C4.dat
[12:12:44.795] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C5.dat
[12:12:44.801] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C6.dat
[12:12:44.808] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C7.dat
[12:12:44.813] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C8.dat
[12:12:44.820] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C9.dat
[12:12:44.825] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C10.dat
[12:12:44.830] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C11.dat
[12:12:44.835] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C12.dat
[12:12:44.839] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C13.dat
[12:12:44.844] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C14.dat
[12:12:44.849] <TB0> INFO: write trim parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//trimParameters35_C15.dat
[12:12:44.853] <TB0> INFO: PixTestTrim::trimTest() done
[12:12:44.853] <TB0> INFO: vtrim: 114 139 143 139 129 129 131 123 145 133 126 139 110 126 132 115
[12:12:44.853] <TB0> INFO: vthrcomp: 122 125 104 110 116 115 114 119 101 120 114 118 112 109 115 116
[12:12:44.853] <TB0> INFO: vcal mean: 34.92 34.93 35.01 35.01 35.04 35.01 35.00 34.95 35.15 35.08 34.89 35.04 34.97 34.93 34.97 34.95
[12:12:44.854] <TB0> INFO: vcal RMS: 1.11 1.11 1.13 1.10 1.17 0.95 1.11 1.07 1.41 1.26 1.06 1.28 1.03 0.95 1.02 1.07
[12:12:44.854] <TB0> INFO: bits mean: 9.53 10.13 8.60 8.13 9.36 9.40 9.38 9.04 9.21 9.37 9.05 9.81 9.53 9.09 9.52 9.12
[12:12:44.854] <TB0> INFO: bits RMS: 2.78 2.63 2.67 2.88 2.84 2.83 2.67 2.99 2.66 2.72 2.83 2.54 2.70 2.46 2.78 2.91
[12:12:44.861] <TB0> INFO: ----------------------------------------------------------------------
[12:12:44.861] <TB0> INFO: PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:12:44.861] <TB0> INFO: ----------------------------------------------------------------------
[12:12:44.863] <TB0> INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:12:44.878] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[12:12:44.878] <TB0> INFO: run 1 of 1
[12:12:45.117] <TB0> INFO: Expecting 4160000 events.
[12:13:16.828] <TB0> INFO: 740915 events read in total (31119ms).
[12:13:48.630] <TB0> INFO: 1476230 events read in total (62921ms).
[12:14:20.293] <TB0> INFO: 2208235 events read in total (94585ms).
[12:14:51.582] <TB0> INFO: 2935810 events read in total (125873ms).
[12:15:23.054] <TB0> INFO: 3662300 events read in total (157345ms).
[12:15:44.368] <TB0> INFO: 4160000 events read in total (178659ms).
[12:15:44.447] <TB0> INFO: Test took 179568ms.
[12:16:07.934] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[12:16:07.950] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[12:16:07.950] <TB0> INFO: run 1 of 1
[12:16:08.196] <TB0> INFO: Expecting 4201600 events.
[12:16:39.939] <TB0> INFO: 712985 events read in total (31151ms).
[12:17:11.094] <TB0> INFO: 1421490 events read in total (62306ms).
[12:17:41.735] <TB0> INFO: 2126995 events read in total (92947ms).
[12:18:12.703] <TB0> INFO: 2829075 events read in total (123915ms).
[12:18:43.432] <TB0> INFO: 3529235 events read in total (154644ms).
[12:19:13.085] <TB0> INFO: 4201600 events read in total (184297ms).
[12:19:13.188] <TB0> INFO: Test took 185238ms.
[12:19:38.299] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[12:19:38.313] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[12:19:38.313] <TB0> INFO: run 1 of 1
[12:19:38.577] <TB0> INFO: Expecting 3868800 events.
[12:20:11.487] <TB0> INFO: 734885 events read in total (32318ms).
[12:20:43.164] <TB0> INFO: 1463465 events read in total (63995ms).
[12:21:14.193] <TB0> INFO: 2188785 events read in total (95024ms).
[12:21:45.754] <TB0> INFO: 2909605 events read in total (126585ms).
[12:22:17.255] <TB0> INFO: 3630585 events read in total (158086ms).
[12:22:28.041] <TB0> INFO: 3868800 events read in total (168872ms).
[12:22:28.111] <TB0> INFO: Test took 169798ms.
[12:22:55.399] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[12:22:55.413] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[12:22:55.413] <TB0> INFO: run 1 of 1
[12:22:55.738] <TB0> INFO: Expecting 3848000 events.
[12:23:29.154] <TB0> INFO: 736625 events read in total (32824ms).
[12:24:00.319] <TB0> INFO: 1466715 events read in total (63989ms).
[12:24:31.350] <TB0> INFO: 2193045 events read in total (95020ms).
[12:25:02.601] <TB0> INFO: 2915405 events read in total (126271ms).
[12:25:33.634] <TB0> INFO: 3638165 events read in total (157304ms).
[12:25:42.770] <TB0> INFO: 3848000 events read in total (166440ms).
[12:25:42.902] <TB0> INFO: Test took 167489ms.
[12:26:09.442] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[12:26:09.456] <TB0> INFO: dacScan split into 1 runs with ntrig = 5
[12:26:09.456] <TB0> INFO: run 1 of 1
[12:26:09.695] <TB0> INFO: Expecting 3868800 events.
[12:26:41.295] <TB0> INFO: 735010 events read in total (31008ms).
[12:27:13.132] <TB0> INFO: 1463655 events read in total (62845ms).
[12:27:44.835] <TB0> INFO: 2188995 events read in total (94548ms).
[12:28:16.195] <TB0> INFO: 2909850 events read in total (125908ms).
[12:28:47.828] <TB0> INFO: 3630805 events read in total (157541ms).
[12:28:58.365] <TB0> INFO: 3868800 events read in total (168078ms).
[12:28:58.440] <TB0> INFO: Test took 168985ms.
[12:29:21.975] <TB0> INFO: PixTestTrim::trimBitTest() done
[12:29:21.977] <TB0> INFO: PixTestTrim::doTest() done, duration: 2442 seconds
[12:29:21.977] <TB0> INFO: Decoding statistics:
[12:29:21.977] <TB0> INFO: General information:
[12:29:21.977] <TB0> INFO: 16bit words read: 0
[12:29:21.977] <TB0> INFO: valid events total: 0
[12:29:21.977] <TB0> INFO: empty events: 0
[12:29:21.977] <TB0> INFO: valid events with pixels: 0
[12:29:21.977] <TB0> INFO: valid pixel hits: 0
[12:29:21.977] <TB0> INFO: Event errors: 0
[12:29:21.977] <TB0> INFO: start marker: 0
[12:29:21.977] <TB0> INFO: stop marker: 0
[12:29:21.977] <TB0> INFO: overflow: 0
[12:29:21.977] <TB0> INFO: invalid 5bit words: 0
[12:29:21.977] <TB0> INFO: invalid XOR eye diagram: 0
[12:29:21.977] <TB0> INFO: frame (failed synchr.): 0
[12:29:21.977] <TB0> INFO: idle data (no TBM trl): 0
[12:29:21.977] <TB0> INFO: no data (only TBM hdr): 0
[12:29:21.977] <TB0> INFO: TBM errors: 0
[12:29:21.977] <TB0> INFO: flawed TBM headers: 0
[12:29:21.977] <TB0> INFO: flawed TBM trailers: 0
[12:29:21.977] <TB0> INFO: event ID mismatches: 0
[12:29:21.977] <TB0> INFO: ROC errors: 0
[12:29:21.977] <TB0> INFO: missing ROC header(s): 0
[12:29:21.977] <TB0> INFO: misplaced readback start: 0
[12:29:21.977] <TB0> INFO: Pixel decoding errors: 0
[12:29:21.977] <TB0> INFO: pixel data incomplete: 0
[12:29:21.977] <TB0> INFO: pixel address: 0
[12:29:21.977] <TB0> INFO: pulse height fill bit: 0
[12:29:21.977] <TB0> INFO: buffer corruption: 0
[12:29:22.707] <TB0> INFO: ######################################################################
[12:29:22.707] <TB0> INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:29:22.707] <TB0> INFO: ######################################################################
[12:29:23.035] <TB0> INFO: Expecting 41600 events.
[12:29:26.750] <TB0> INFO: 41600 events read in total (3123ms).
[12:29:26.752] <TB0> INFO: Test took 4044ms.
[12:29:27.235] <TB0> INFO: Expecting 41600 events.
[12:29:30.853] <TB0> INFO: 41600 events read in total (3026ms).
[12:29:30.853] <TB0> INFO: Test took 3894ms.
[12:29:31.165] <TB0> INFO: Expecting 41600 events.
[12:29:34.705] <TB0> INFO: 41600 events read in total (2948ms).
[12:29:34.706] <TB0> INFO: Test took 3828ms.
[12:29:35.011] <TB0> INFO: Expecting 41600 events.
[12:29:38.517] <TB0> INFO: 41600 events read in total (2914ms).
[12:29:38.518] <TB0> INFO: Test took 3785ms.
[12:29:38.808] <TB0> INFO: Expecting 41600 events.
[12:29:42.283] <TB0> INFO: 41600 events read in total (2884ms).
[12:29:42.283] <TB0> INFO: Test took 3740ms.
[12:29:42.575] <TB0> INFO: Expecting 41600 events.
[12:29:46.063] <TB0> INFO: 41600 events read in total (2896ms).
[12:29:46.064] <TB0> INFO: Test took 3753ms.
[12:29:46.354] <TB0> INFO: Expecting 41600 events.
[12:29:49.915] <TB0> INFO: 41600 events read in total (2969ms).
[12:29:49.916] <TB0> INFO: Test took 3827ms.
[12:29:50.206] <TB0> INFO: Expecting 41600 events.
[12:29:53.703] <TB0> INFO: 41600 events read in total (2906ms).
[12:29:53.704] <TB0> INFO: Test took 3763ms.
[12:29:53.997] <TB0> INFO: Expecting 41600 events.
[12:29:57.745] <TB0> INFO: 41600 events read in total (3157ms).
[12:29:57.746] <TB0> INFO: Test took 4015ms.
[12:29:58.040] <TB0> INFO: Expecting 41600 events.
[12:30:01.518] <TB0> INFO: 41600 events read in total (2886ms).
[12:30:01.518] <TB0> INFO: Test took 3748ms.
[12:30:01.807] <TB0> INFO: Expecting 41600 events.
[12:30:05.289] <TB0> INFO: 41600 events read in total (2890ms).
[12:30:05.290] <TB0> INFO: Test took 3747ms.
[12:30:05.580] <TB0> INFO: Expecting 41600 events.
[12:30:09.057] <TB0> INFO: 41600 events read in total (2886ms).
[12:30:09.059] <TB0> INFO: Test took 3744ms.
[12:30:09.349] <TB0> INFO: Expecting 41600 events.
[12:30:12.830] <TB0> INFO: 41600 events read in total (2889ms).
[12:30:12.831] <TB0> INFO: Test took 3747ms.
[12:30:13.120] <TB0> INFO: Expecting 41600 events.
[12:30:16.640] <TB0> INFO: 41600 events read in total (2930ms).
[12:30:16.641] <TB0> INFO: Test took 3786ms.
[12:30:16.931] <TB0> INFO: Expecting 41600 events.
[12:30:20.458] <TB0> INFO: 41600 events read in total (2935ms).
[12:30:20.459] <TB0> INFO: Test took 3793ms.
[12:30:20.748] <TB0> INFO: Expecting 41600 events.
[12:30:24.270] <TB0> INFO: 41600 events read in total (2931ms).
[12:30:24.270] <TB0> INFO: Test took 3787ms.
[12:30:24.560] <TB0> INFO: Expecting 41600 events.
[12:30:28.120] <TB0> INFO: 41600 events read in total (2968ms).
[12:30:28.121] <TB0> INFO: Test took 3826ms.
[12:30:28.429] <TB0> INFO: Expecting 41600 events.
[12:30:32.022] <TB0> INFO: 41600 events read in total (3001ms).
[12:30:32.023] <TB0> INFO: Test took 3876ms.
[12:30:32.315] <TB0> INFO: Expecting 41600 events.
[12:30:35.891] <TB0> INFO: 41600 events read in total (2985ms).
[12:30:35.892] <TB0> INFO: Test took 3842ms.
[12:30:36.181] <TB0> INFO: Expecting 41600 events.
[12:30:39.700] <TB0> INFO: 41600 events read in total (2927ms).
[12:30:39.700] <TB0> INFO: Test took 3784ms.
[12:30:39.989] <TB0> INFO: Expecting 41600 events.
[12:30:43.524] <TB0> INFO: 41600 events read in total (2943ms).
[12:30:43.525] <TB0> INFO: Test took 3800ms.
[12:30:43.814] <TB0> INFO: Expecting 41600 events.
[12:30:47.471] <TB0> INFO: 41600 events read in total (3065ms).
[12:30:47.472] <TB0> INFO: Test took 3923ms.
[12:30:47.761] <TB0> INFO: Expecting 41600 events.
[12:30:51.408] <TB0> INFO: 41600 events read in total (3056ms).
[12:30:51.408] <TB0> INFO: Test took 3912ms.
[12:30:51.763] <TB0> INFO: Expecting 41600 events.
[12:30:55.304] <TB0> INFO: 41600 events read in total (2949ms).
[12:30:55.304] <TB0> INFO: Test took 3871ms.
[12:30:55.593] <TB0> INFO: Expecting 41600 events.
[12:30:59.163] <TB0> INFO: 41600 events read in total (2978ms).
[12:30:59.164] <TB0> INFO: Test took 3836ms.
[12:30:59.454] <TB0> INFO: Expecting 41600 events.
[12:31:03.011] <TB0> INFO: 41600 events read in total (2966ms).
[12:31:03.012] <TB0> INFO: Test took 3823ms.
[12:31:03.318] <TB0> INFO: Expecting 41600 events.
[12:31:06.903] <TB0> INFO: 41600 events read in total (2993ms).
[12:31:06.904] <TB0> INFO: Test took 3867ms.
[12:31:07.199] <TB0> INFO: Expecting 41600 events.
[12:31:10.810] <TB0> INFO: 41600 events read in total (3019ms).
[12:31:10.811] <TB0> INFO: Test took 3877ms.
[12:31:11.102] <TB0> INFO: Expecting 2560 events.
[12:31:11.989] <TB0> INFO: 2560 events read in total (295ms).
[12:31:11.989] <TB0> INFO: Test took 1164ms.
[12:31:12.297] <TB0> INFO: Expecting 2560 events.
[12:31:13.189] <TB0> INFO: 2560 events read in total (300ms).
[12:31:13.189] <TB0> INFO: Test took 1199ms.
[12:31:13.498] <TB0> INFO: Expecting 2560 events.
[12:31:14.392] <TB0> INFO: 2560 events read in total (302ms).
[12:31:14.393] <TB0> INFO: Test took 1203ms.
[12:31:14.700] <TB0> INFO: Expecting 2560 events.
[12:31:15.589] <TB0> INFO: 2560 events read in total (297ms).
[12:31:15.589] <TB0> INFO: Test took 1195ms.
[12:31:15.896] <TB0> INFO: Expecting 2560 events.
[12:31:16.782] <TB0> INFO: 2560 events read in total (294ms).
[12:31:16.783] <TB0> INFO: Test took 1193ms.
[12:31:17.091] <TB0> INFO: Expecting 2560 events.
[12:31:17.972] <TB0> INFO: 2560 events read in total (289ms).
[12:31:17.972] <TB0> INFO: Test took 1189ms.
[12:31:18.280] <TB0> INFO: Expecting 2560 events.
[12:31:19.170] <TB0> INFO: 2560 events read in total (298ms).
[12:31:19.170] <TB0> INFO: Test took 1197ms.
[12:31:19.479] <TB0> INFO: Expecting 2560 events.
[12:31:20.360] <TB0> INFO: 2560 events read in total (290ms).
[12:31:20.361] <TB0> INFO: Test took 1190ms.
[12:31:20.668] <TB0> INFO: Expecting 2560 events.
[12:31:21.554] <TB0> INFO: 2560 events read in total (294ms).
[12:31:21.555] <TB0> INFO: Test took 1194ms.
[12:31:21.863] <TB0> INFO: Expecting 2560 events.
[12:31:22.750] <TB0> INFO: 2560 events read in total (295ms).
[12:31:22.750] <TB0> INFO: Test took 1195ms.
[12:31:23.058] <TB0> INFO: Expecting 2560 events.
[12:31:23.946] <TB0> INFO: 2560 events read in total (296ms).
[12:31:23.947] <TB0> INFO: Test took 1196ms.
[12:31:24.253] <TB0> INFO: Expecting 2560 events.
[12:31:25.133] <TB0> INFO: 2560 events read in total (288ms).
[12:31:25.134] <TB0> INFO: Test took 1187ms.
[12:31:25.443] <TB0> INFO: Expecting 2560 events.
[12:31:26.337] <TB0> INFO: 2560 events read in total (303ms).
[12:31:26.337] <TB0> INFO: Test took 1203ms.
[12:31:26.644] <TB0> INFO: Expecting 2560 events.
[12:31:27.530] <TB0> INFO: 2560 events read in total (294ms).
[12:31:27.531] <TB0> INFO: Test took 1193ms.
[12:31:27.839] <TB0> INFO: Expecting 2560 events.
[12:31:28.728] <TB0> INFO: 2560 events read in total (297ms).
[12:31:28.728] <TB0> INFO: Test took 1197ms.
[12:31:29.035] <TB0> INFO: Expecting 2560 events.
[12:31:29.931] <TB0> INFO: 2560 events read in total (304ms).
[12:31:29.932] <TB0> INFO: Test took 1203ms.
[12:31:29.938] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:31:30.240] <TB0> INFO: Expecting 655360 events.
[12:31:45.244] <TB0> INFO: 655360 events read in total (14412ms).
[12:31:45.259] <TB0> INFO: Expecting 655360 events.
[12:32:00.464] <TB0> INFO: 655360 events read in total (14802ms).
[12:32:00.479] <TB0> INFO: Expecting 655360 events.
[12:32:14.854] <TB0> INFO: 655360 events read in total (13971ms).
[12:32:14.874] <TB0> INFO: Expecting 655360 events.
[12:32:29.384] <TB0> INFO: 655360 events read in total (14107ms).
[12:32:29.408] <TB0> INFO: Expecting 655360 events.
[12:32:43.944] <TB0> INFO: 655360 events read in total (14133ms).
[12:32:43.973] <TB0> INFO: Expecting 655360 events.
[12:32:58.551] <TB0> INFO: 655360 events read in total (14175ms).
[12:32:58.589] <TB0> INFO: Expecting 655360 events.
[12:33:13.035] <TB0> INFO: 655360 events read in total (14043ms).
[12:33:13.077] <TB0> INFO: Expecting 655360 events.
[12:33:27.527] <TB0> INFO: 655360 events read in total (14046ms).
[12:33:27.568] <TB0> INFO: Expecting 655360 events.
[12:33:42.267] <TB0> INFO: 655360 events read in total (14295ms).
[12:33:42.321] <TB0> INFO: Expecting 655360 events.
[12:33:56.986] <TB0> INFO: 655360 events read in total (14262ms).
[12:33:57.038] <TB0> INFO: Expecting 655360 events.
[12:34:11.767] <TB0> INFO: 655360 events read in total (14327ms).
[12:34:11.830] <TB0> INFO: Expecting 655360 events.
[12:34:26.314] <TB0> INFO: 655360 events read in total (14081ms).
[12:34:26.386] <TB0> INFO: Expecting 655360 events.
[12:34:40.825] <TB0> INFO: 655360 events read in total (14036ms).
[12:34:41.025] <TB0> INFO: Expecting 655360 events.
[12:34:55.465] <TB0> INFO: 655360 events read in total (14037ms).
[12:34:55.634] <TB0> INFO: Expecting 655360 events.
[12:35:10.132] <TB0> INFO: 655360 events read in total (14095ms).
[12:35:10.218] <TB0> INFO: Expecting 655360 events.
[12:35:24.692] <TB0> INFO: 655360 events read in total (14071ms).
[12:35:24.838] <TB0> INFO: Test took 234900ms.
[12:35:24.934] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:35:25.191] <TB0> INFO: Expecting 655360 events.
[12:35:39.895] <TB0> INFO: 655360 events read in total (14112ms).
[12:35:39.911] <TB0> INFO: Expecting 655360 events.
[12:35:54.228] <TB0> INFO: 655360 events read in total (13914ms).
[12:35:54.246] <TB0> INFO: Expecting 655360 events.
[12:36:08.469] <TB0> INFO: 655360 events read in total (13820ms).
[12:36:08.490] <TB0> INFO: Expecting 655360 events.
[12:36:22.939] <TB0> INFO: 655360 events read in total (14046ms).
[12:36:22.964] <TB0> INFO: Expecting 655360 events.
[12:36:37.264] <TB0> INFO: 655360 events read in total (13897ms).
[12:36:37.302] <TB0> INFO: Expecting 655360 events.
[12:36:51.793] <TB0> INFO: 655360 events read in total (14088ms).
[12:36:51.832] <TB0> INFO: Expecting 655360 events.
[12:37:05.815] <TB0> INFO: 655360 events read in total (13580ms).
[12:37:05.853] <TB0> INFO: Expecting 655360 events.
[12:37:20.153] <TB0> INFO: 655360 events read in total (13897ms).
[12:37:20.195] <TB0> INFO: Expecting 655360 events.
[12:37:34.481] <TB0> INFO: 655360 events read in total (13882ms).
[12:37:34.529] <TB0> INFO: Expecting 655360 events.
[12:37:48.940] <TB0> INFO: 655360 events read in total (14007ms).
[12:37:48.990] <TB0> INFO: Expecting 655360 events.
[12:38:03.416] <TB0> INFO: 655360 events read in total (14023ms).
[12:38:03.476] <TB0> INFO: Expecting 655360 events.
[12:38:17.818] <TB0> INFO: 655360 events read in total (13939ms).
[12:38:17.888] <TB0> INFO: Expecting 655360 events.
[12:38:32.300] <TB0> INFO: 655360 events read in total (14009ms).
[12:38:32.448] <TB0> INFO: Expecting 655360 events.
[12:38:46.939] <TB0> INFO: 655360 events read in total (14088ms).
[12:38:47.018] <TB0> INFO: Expecting 655360 events.
[12:39:01.548] <TB0> INFO: 655360 events read in total (14127ms).
[12:39:01.805] <TB0> INFO: Expecting 655360 events.
[12:39:16.299] <TB0> INFO: 655360 events read in total (14091ms).
[12:39:16.511] <TB0> INFO: Test took 231577ms.
[12:39:16.683] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.689] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.695] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.701] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.706] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.712] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[12:39:16.718] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.724] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.730] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.736] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.742] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[12:39:16.748] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[12:39:16.754] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.759] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.765] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.771] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.777] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.783] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.788] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:16.822] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C0.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C1.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C2.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C3.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C4.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C5.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C6.dat
[12:39:16.823] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C7.dat
[12:39:16.824] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C8.dat
[12:39:16.824] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C9.dat
[12:39:16.824] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C10.dat
[12:39:16.824] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C11.dat
[12:39:16.824] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C12.dat
[12:39:16.825] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C13.dat
[12:39:16.825] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C14.dat
[12:39:16.825] <TB0> INFO: write dac parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//dacParameters35_C15.dat
[12:39:17.073] <TB0> INFO: Expecting 41600 events.
[12:39:20.246] <TB0> INFO: 41600 events read in total (2581ms).
[12:39:20.247] <TB0> INFO: Test took 3417ms.
[12:39:20.703] <TB0> INFO: Expecting 41600 events.
[12:39:23.784] <TB0> INFO: 41600 events read in total (2489ms).
[12:39:23.785] <TB0> INFO: Test took 3324ms.
[12:39:24.242] <TB0> INFO: Expecting 41600 events.
[12:39:27.373] <TB0> INFO: 41600 events read in total (2539ms).
[12:39:27.374] <TB0> INFO: Test took 3372ms.
[12:39:27.597] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:27.686] <TB0> INFO: Expecting 2560 events.
[12:39:28.571] <TB0> INFO: 2560 events read in total (294ms).
[12:39:28.572] <TB0> INFO: Test took 975ms.
[12:39:28.576] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:28.880] <TB0> INFO: Expecting 2560 events.
[12:39:29.771] <TB0> INFO: 2560 events read in total (299ms).
[12:39:29.771] <TB0> INFO: Test took 1195ms.
[12:39:29.774] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:30.079] <TB0> INFO: Expecting 2560 events.
[12:39:30.975] <TB0> INFO: 2560 events read in total (305ms).
[12:39:30.976] <TB0> INFO: Test took 1202ms.
[12:39:30.979] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:31.283] <TB0> INFO: Expecting 2560 events.
[12:39:32.175] <TB0> INFO: 2560 events read in total (300ms).
[12:39:32.175] <TB0> INFO: Test took 1196ms.
[12:39:32.179] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:32.483] <TB0> INFO: Expecting 2560 events.
[12:39:33.376] <TB0> INFO: 2560 events read in total (301ms).
[12:39:33.376] <TB0> INFO: Test took 1198ms.
[12:39:33.378] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:33.685] <TB0> INFO: Expecting 2560 events.
[12:39:34.576] <TB0> INFO: 2560 events read in total (299ms).
[12:39:34.577] <TB0> INFO: Test took 1199ms.
[12:39:34.579] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:34.884] <TB0> INFO: Expecting 2560 events.
[12:39:35.768] <TB0> INFO: 2560 events read in total (292ms).
[12:39:35.768] <TB0> INFO: Test took 1189ms.
[12:39:35.771] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:36.077] <TB0> INFO: Expecting 2560 events.
[12:39:36.960] <TB0> INFO: 2560 events read in total (291ms).
[12:39:36.961] <TB0> INFO: Test took 1190ms.
[12:39:36.963] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:37.269] <TB0> INFO: Expecting 2560 events.
[12:39:38.151] <TB0> INFO: 2560 events read in total (290ms).
[12:39:38.151] <TB0> INFO: Test took 1188ms.
[12:39:38.155] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:38.461] <TB0> INFO: Expecting 2560 events.
[12:39:39.345] <TB0> INFO: 2560 events read in total (293ms).
[12:39:39.345] <TB0> INFO: Test took 1190ms.
[12:39:39.348] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:39.654] <TB0> INFO: Expecting 2560 events.
[12:39:40.532] <TB0> INFO: 2560 events read in total (287ms).
[12:39:40.532] <TB0> INFO: Test took 1185ms.
[12:39:40.535] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:40.841] <TB0> INFO: Expecting 2560 events.
[12:39:41.725] <TB0> INFO: 2560 events read in total (293ms).
[12:39:41.725] <TB0> INFO: Test took 1190ms.
[12:39:41.729] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:42.034] <TB0> INFO: Expecting 2560 events.
[12:39:42.917] <TB0> INFO: 2560 events read in total (292ms).
[12:39:42.917] <TB0> INFO: Test took 1188ms.
[12:39:42.919] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:43.225] <TB0> INFO: Expecting 2560 events.
[12:39:44.114] <TB0> INFO: 2560 events read in total (297ms).
[12:39:44.115] <TB0> INFO: Test took 1196ms.
[12:39:44.118] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:44.423] <TB0> INFO: Expecting 2560 events.
[12:39:45.311] <TB0> INFO: 2560 events read in total (297ms).
[12:39:45.312] <TB0> INFO: Test took 1195ms.
[12:39:45.314] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:45.620] <TB0> INFO: Expecting 2560 events.
[12:39:46.502] <TB0> INFO: 2560 events read in total (290ms).
[12:39:46.502] <TB0> INFO: Test took 1188ms.
[12:39:46.504] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:46.811] <TB0> INFO: Expecting 2560 events.
[12:39:47.690] <TB0> INFO: 2560 events read in total (287ms).
[12:39:47.690] <TB0> INFO: Test took 1186ms.
[12:39:47.693] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:47.998] <TB0> INFO: Expecting 2560 events.
[12:39:48.877] <TB0> INFO: 2560 events read in total (287ms).
[12:39:48.877] <TB0> INFO: Test took 1184ms.
[12:39:48.880] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:49.186] <TB0> INFO: Expecting 2560 events.
[12:39:50.066] <TB0> INFO: 2560 events read in total (288ms).
[12:39:50.066] <TB0> INFO: Test took 1186ms.
[12:39:50.068] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:50.378] <TB0> INFO: Expecting 2560 events.
[12:39:51.266] <TB0> INFO: 2560 events read in total (296ms).
[12:39:51.266] <TB0> INFO: Test took 1198ms.
[12:39:51.269] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:51.574] <TB0> INFO: Expecting 2560 events.
[12:39:52.458] <TB0> INFO: 2560 events read in total (292ms).
[12:39:52.458] <TB0> INFO: Test took 1189ms.
[12:39:52.460] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:52.767] <TB0> INFO: Expecting 2560 events.
[12:39:53.652] <TB0> INFO: 2560 events read in total (293ms).
[12:39:53.652] <TB0> INFO: Test took 1192ms.
[12:39:53.655] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:53.961] <TB0> INFO: Expecting 2560 events.
[12:39:54.848] <TB0> INFO: 2560 events read in total (295ms).
[12:39:54.848] <TB0> INFO: Test took 1193ms.
[12:39:54.850] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:55.157] <TB0> INFO: Expecting 2560 events.
[12:39:56.043] <TB0> INFO: 2560 events read in total (295ms).
[12:39:56.043] <TB0> INFO: Test took 1193ms.
[12:39:56.048] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:56.351] <TB0> INFO: Expecting 2560 events.
[12:39:57.243] <TB0> INFO: 2560 events read in total (300ms).
[12:39:57.243] <TB0> INFO: Test took 1196ms.
[12:39:57.245] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:57.552] <TB0> INFO: Expecting 2560 events.
[12:39:58.445] <TB0> INFO: 2560 events read in total (302ms).
[12:39:58.445] <TB0> INFO: Test took 1200ms.
[12:39:58.448] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:58.756] <TB0> INFO: Expecting 2560 events.
[12:39:59.651] <TB0> INFO: 2560 events read in total (303ms).
[12:39:59.652] <TB0> INFO: Test took 1204ms.
[12:39:59.656] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:59.959] <TB0> INFO: Expecting 2560 events.
[12:40:00.853] <TB0> INFO: 2560 events read in total (302ms).
[12:40:00.854] <TB0> INFO: Test took 1198ms.
[12:40:00.857] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:01.162] <TB0> INFO: Expecting 2560 events.
[12:40:02.059] <TB0> INFO: 2560 events read in total (305ms).
[12:40:02.059] <TB0> INFO: Test took 1202ms.
[12:40:02.063] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:02.367] <TB0> INFO: Expecting 2560 events.
[12:40:03.258] <TB0> INFO: 2560 events read in total (299ms).
[12:40:03.258] <TB0> INFO: Test took 1195ms.
[12:40:03.261] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:03.566] <TB0> INFO: Expecting 2560 events.
[12:40:04.458] <TB0> INFO: 2560 events read in total (300ms).
[12:40:04.458] <TB0> INFO: Test took 1198ms.
[12:40:04.462] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:04.766] <TB0> INFO: Expecting 2560 events.
[12:40:05.656] <TB0> INFO: 2560 events read in total (298ms).
[12:40:05.657] <TB0> INFO: Test took 1196ms.
[12:40:06.134] <TB0> INFO: PixTestPhOptimization::doTest() done, duration: 643 seconds
[12:40:06.134] <TB0> INFO: PH scale (per ROC): 65 62 46 57 48 43 42 57 40 46 49 52 62 59 46 65
[12:40:06.134] <TB0> INFO: PH offset (per ROC): 124 129 101 133 104 106 101 129 112 110 123 113 125 110 118 125
[12:40:06.144] <TB0> INFO: Decoding statistics:
[12:40:06.144] <TB0> INFO: General information:
[12:40:06.144] <TB0> INFO: 16bit words read: 127890
[12:40:06.144] <TB0> INFO: valid events total: 20480
[12:40:06.144] <TB0> INFO: empty events: 17975
[12:40:06.144] <TB0> INFO: valid events with pixels: 2505
[12:40:06.144] <TB0> INFO: valid pixel hits: 2505
[12:40:06.144] <TB0> INFO: Event errors: 0
[12:40:06.144] <TB0> INFO: start marker: 0
[12:40:06.144] <TB0> INFO: stop marker: 0
[12:40:06.144] <TB0> INFO: overflow: 0
[12:40:06.144] <TB0> INFO: invalid 5bit words: 0
[12:40:06.144] <TB0> INFO: invalid XOR eye diagram: 0
[12:40:06.144] <TB0> INFO: frame (failed synchr.): 0
[12:40:06.144] <TB0> INFO: idle data (no TBM trl): 0
[12:40:06.144] <TB0> INFO: no data (only TBM hdr): 0
[12:40:06.144] <TB0> INFO: TBM errors: 0
[12:40:06.144] <TB0> INFO: flawed TBM headers: 0
[12:40:06.144] <TB0> INFO: flawed TBM trailers: 0
[12:40:06.144] <TB0> INFO: event ID mismatches: 0
[12:40:06.144] <TB0> INFO: ROC errors: 0
[12:40:06.144] <TB0> INFO: missing ROC header(s): 0
[12:40:06.144] <TB0> INFO: misplaced readback start: 0
[12:40:06.144] <TB0> INFO: Pixel decoding errors: 0
[12:40:06.144] <TB0> INFO: pixel data incomplete: 0
[12:40:06.144] <TB0> INFO: pixel address: 0
[12:40:06.144] <TB0> INFO: pulse height fill bit: 0
[12:40:06.144] <TB0> INFO: buffer corruption: 0
[12:40:06.303] <TB0> INFO: ######################################################################
[12:40:06.303] <TB0> INFO: PixTestGainPedestal::fullTest() ntrig = 10
[12:40:06.303] <TB0> INFO: ######################################################################
[12:40:06.318] <TB0> INFO: scanning low vcal = 10
[12:40:06.556] <TB0> INFO: Expecting 41600 events.
[12:40:10.150] <TB0> INFO: 41600 events read in total (3002ms).
[12:40:10.150] <TB0> INFO: Test took 3832ms.
[12:40:10.152] <TB0> INFO: scanning low vcal = 20
[12:40:10.444] <TB0> INFO: Expecting 41600 events.
[12:40:14.089] <TB0> INFO: 41600 events read in total (3054ms).
[12:40:14.090] <TB0> INFO: Test took 3938ms.
[12:40:14.092] <TB0> INFO: scanning low vcal = 30
[12:40:14.381] <TB0> INFO: Expecting 41600 events.
[12:40:18.079] <TB0> INFO: 41600 events read in total (3106ms).
[12:40:18.080] <TB0> INFO: Test took 3988ms.
[12:40:18.083] <TB0> INFO: scanning low vcal = 40
[12:40:18.361] <TB0> INFO: Expecting 41600 events.
[12:40:22.394] <TB0> INFO: 41600 events read in total (3441ms).
[12:40:22.395] <TB0> INFO: Test took 4312ms.
[12:40:22.399] <TB0> INFO: scanning low vcal = 50
[12:40:22.678] <TB0> INFO: Expecting 41600 events.
[12:40:26.676] <TB0> INFO: 41600 events read in total (3406ms).
[12:40:26.677] <TB0> INFO: Test took 4278ms.
[12:40:26.680] <TB0> INFO: scanning low vcal = 60
[12:40:26.957] <TB0> INFO: Expecting 41600 events.
[12:40:30.995] <TB0> INFO: 41600 events read in total (3447ms).
[12:40:30.996] <TB0> INFO: Test took 4315ms.
[12:40:30.999] <TB0> INFO: scanning low vcal = 70
[12:40:31.277] <TB0> INFO: Expecting 41600 events.
[12:40:35.261] <TB0> INFO: 41600 events read in total (3392ms).
[12:40:35.262] <TB0> INFO: Test took 4263ms.
[12:40:35.265] <TB0> INFO: scanning low vcal = 80
[12:40:35.543] <TB0> INFO: Expecting 41600 events.
[12:40:39.541] <TB0> INFO: 41600 events read in total (3406ms).
[12:40:39.542] <TB0> INFO: Test took 4277ms.
[12:40:39.545] <TB0> INFO: scanning low vcal = 90
[12:40:39.822] <TB0> INFO: Expecting 41600 events.
[12:40:43.874] <TB0> INFO: 41600 events read in total (3460ms).
[12:40:43.875] <TB0> INFO: Test took 4330ms.
[12:40:43.879] <TB0> INFO: scanning low vcal = 100
[12:40:44.155] <TB0> INFO: Expecting 41600 events.
[12:40:48.149] <TB0> INFO: 41600 events read in total (3403ms).
[12:40:48.150] <TB0> INFO: Test took 4271ms.
[12:40:48.153] <TB0> INFO: scanning low vcal = 110
[12:40:48.430] <TB0> INFO: Expecting 41600 events.
[12:40:52.414] <TB0> INFO: 41600 events read in total (3393ms).
[12:40:52.415] <TB0> INFO: Test took 4262ms.
[12:40:52.418] <TB0> INFO: scanning low vcal = 120
[12:40:52.695] <TB0> INFO: Expecting 41600 events.
[12:40:56.701] <TB0> INFO: 41600 events read in total (3414ms).
[12:40:56.702] <TB0> INFO: Test took 4284ms.
[12:40:56.706] <TB0> INFO: scanning low vcal = 130
[12:40:56.994] <TB0> INFO: Expecting 41600 events.
[12:41:00.990] <TB0> INFO: 41600 events read in total (3404ms).
[12:41:00.991] <TB0> INFO: Test took 4285ms.
[12:41:00.994] <TB0> INFO: scanning low vcal = 140
[12:41:01.271] <TB0> INFO: Expecting 41600 events.
[12:41:05.237] <TB0> INFO: 41600 events read in total (3374ms).
[12:41:05.238] <TB0> INFO: Test took 4244ms.
[12:41:05.241] <TB0> INFO: scanning low vcal = 150
[12:41:05.519] <TB0> INFO: Expecting 41600 events.
[12:41:09.516] <TB0> INFO: 41600 events read in total (3406ms).
[12:41:09.517] <TB0> INFO: Test took 4276ms.
[12:41:09.520] <TB0> INFO: scanning low vcal = 160
[12:41:09.796] <TB0> INFO: Expecting 41600 events.
[12:41:13.826] <TB0> INFO: 41600 events read in total (3438ms).
[12:41:13.827] <TB0> INFO: Test took 4307ms.
[12:41:13.830] <TB0> INFO: scanning low vcal = 170
[12:41:14.108] <TB0> INFO: Expecting 41600 events.
[12:41:18.083] <TB0> INFO: 41600 events read in total (3383ms).
[12:41:18.084] <TB0> INFO: Test took 4254ms.
[12:41:18.089] <TB0> INFO: scanning low vcal = 180
[12:41:18.365] <TB0> INFO: Expecting 41600 events.
[12:41:22.370] <TB0> INFO: 41600 events read in total (3414ms).
[12:41:22.371] <TB0> INFO: Test took 4281ms.
[12:41:22.374] <TB0> INFO: scanning low vcal = 190
[12:41:22.651] <TB0> INFO: Expecting 41600 events.
[12:41:26.619] <TB0> INFO: 41600 events read in total (3376ms).
[12:41:26.620] <TB0> INFO: Test took 4246ms.
[12:41:26.623] <TB0> INFO: scanning low vcal = 200
[12:41:26.900] <TB0> INFO: Expecting 41600 events.
[12:41:30.898] <TB0> INFO: 41600 events read in total (3407ms).
[12:41:30.899] <TB0> INFO: Test took 4275ms.
[12:41:30.903] <TB0> INFO: scanning low vcal = 210
[12:41:31.179] <TB0> INFO: Expecting 41600 events.
[12:41:35.204] <TB0> INFO: 41600 events read in total (3433ms).
[12:41:35.205] <TB0> INFO: Test took 4301ms.
[12:41:35.208] <TB0> INFO: scanning low vcal = 220
[12:41:35.486] <TB0> INFO: Expecting 41600 events.
[12:41:39.499] <TB0> INFO: 41600 events read in total (3422ms).
[12:41:39.499] <TB0> INFO: Test took 4291ms.
[12:41:39.502] <TB0> INFO: scanning low vcal = 230
[12:41:39.780] <TB0> INFO: Expecting 41600 events.
[12:41:43.809] <TB0> INFO: 41600 events read in total (3437ms).
[12:41:43.810] <TB0> INFO: Test took 4307ms.
[12:41:43.813] <TB0> INFO: scanning low vcal = 240
[12:41:44.091] <TB0> INFO: Expecting 41600 events.
[12:41:48.140] <TB0> INFO: 41600 events read in total (3458ms).
[12:41:48.141] <TB0> INFO: Test took 4327ms.
[12:41:48.145] <TB0> INFO: scanning low vcal = 250
[12:41:48.427] <TB0> INFO: Expecting 41600 events.
[12:41:52.441] <TB0> INFO: 41600 events read in total (3422ms).
[12:41:52.442] <TB0> INFO: Test took 4297ms.
[12:41:52.447] <TB0> INFO: scanning high vcal = 30 (= 210 in low range)
[12:41:52.723] <TB0> INFO: Expecting 41600 events.
[12:41:56.758] <TB0> INFO: 41600 events read in total (3443ms).
[12:41:56.759] <TB0> INFO: Test took 4312ms.
[12:41:56.762] <TB0> INFO: scanning high vcal = 50 (= 350 in low range)
[12:41:57.040] <TB0> INFO: Expecting 41600 events.
[12:42:01.063] <TB0> INFO: 41600 events read in total (3432ms).
[12:42:01.064] <TB0> INFO: Test took 4302ms.
[12:42:01.067] <TB0> INFO: scanning high vcal = 70 (= 490 in low range)
[12:42:01.344] <TB0> INFO: Expecting 41600 events.
[12:42:05.349] <TB0> INFO: 41600 events read in total (3413ms).
[12:42:05.350] <TB0> INFO: Test took 4283ms.
[12:42:05.354] <TB0> INFO: scanning high vcal = 90 (= 630 in low range)
[12:42:05.631] <TB0> INFO: Expecting 41600 events.
[12:42:09.669] <TB0> INFO: 41600 events read in total (3446ms).
[12:42:09.669] <TB0> INFO: Test took 4315ms.
[12:42:09.672] <TB0> INFO: scanning high vcal = 200 (= 1400 in low range)
[12:42:09.949] <TB0> INFO: Expecting 41600 events.
[12:42:13.978] <TB0> INFO: 41600 events read in total (3437ms).
[12:42:13.979] <TB0> INFO: Test took 4307ms.
[12:42:14.389] <TB0> INFO: PixTestGainPedestal::measure() done
[12:42:47.450] <TB0> INFO: PixTestGainPedestal::fit() done
[12:42:47.450] <TB0> INFO: non-linearity mean: 0.982 0.981 0.961 0.978 0.945 0.939 0.935 0.980 0.941 0.946 0.974 0.963 0.982 0.977 0.926 0.983
[12:42:47.450] <TB0> INFO: non-linearity RMS: 0.003 0.003 0.036 0.004 0.066 0.143 0.161 0.005 0.116 0.062 0.006 0.035 0.005 0.006 0.087 0.004
[12:42:47.450] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C0.dat
[12:42:47.469] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C1.dat
[12:42:47.487] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C2.dat
[12:42:47.506] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C3.dat
[12:42:47.525] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C4.dat
[12:42:47.544] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C5.dat
[12:42:47.563] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C6.dat
[12:42:47.582] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C7.dat
[12:42:47.601] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C8.dat
[12:42:47.619] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C9.dat
[12:42:47.638] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C10.dat
[12:42:47.657] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C11.dat
[12:42:47.675] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C12.dat
[12:42:47.694] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C13.dat
[12:42:47.712] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C14.dat
[12:42:47.731] <TB0> INFO: write gain/ped parameters into /home/l_tester/david/FullQualification/data/M1006_FullQualification_2016-10-16_10h29m_1476606561//001_Fulltest_m20//phCalibrationFitErr35_C15.dat
[12:42:47.750] <TB0> INFO: PixTestGainPedestal::fullTest() done, duration: 161 seconds
[12:42:47.750] <TB0> INFO: Decoding statistics:
[12:42:47.750] <TB0> INFO: General information:
[12:42:47.750] <TB0> INFO: 16bit words read: 3327812
[12:42:47.750] <TB0> INFO: valid events total: 332800
[12:42:47.750] <TB0> INFO: empty events: 0
[12:42:47.750] <TB0> INFO: valid events with pixels: 332800
[12:42:47.750] <TB0> INFO: valid pixel hits: 665506
[12:42:47.750] <TB0> INFO: Event errors: 0
[12:42:47.750] <TB0> INFO: start marker: 0
[12:42:47.750] <TB0> INFO: stop marker: 0
[12:42:47.750] <TB0> INFO: overflow: 0
[12:42:47.750] <TB0> INFO: invalid 5bit words: 0
[12:42:47.750] <TB0> INFO: invalid XOR eye diagram: 0
[12:42:47.750] <TB0> INFO: frame (failed synchr.): 0
[12:42:47.750] <TB0> INFO: idle data (no TBM trl): 0
[12:42:47.750] <TB0> INFO: no data (only TBM hdr): 0
[12:42:47.750] <TB0> INFO: TBM errors: 0
[12:42:47.750] <TB0> INFO: flawed TBM headers: 0
[12:42:47.750] <TB0> INFO: flawed TBM trailers: 0
[12:42:47.750] <TB0> INFO: event ID mismatches: 0
[12:42:47.750] <TB0> INFO: ROC errors: 0
[12:42:47.750] <TB0> INFO: missing ROC header(s): 0
[12:42:47.750] <TB0> INFO: misplaced readback start: 0
[12:42:47.750] <TB0> INFO: Pixel decoding errors: 0
[12:42:47.750] <TB0> INFO: pixel data incomplete: 0
[12:42:47.750] <TB0> INFO: pixel address: 0
[12:42:47.750] <TB0> INFO: pulse height fill bit: 0
[12:42:47.750] <TB0> INFO: buffer corruption: 0
[12:42:47.771] <TB0> INFO: Decoding statistics:
[12:42:47.771] <TB0> INFO: General information:
[12:42:47.771] <TB0> INFO: 16bit words read: 3457238
[12:42:47.771] <TB0> INFO: valid events total: 353536
[12:42:47.771] <TB0> INFO: empty events: 18231
[12:42:47.771] <TB0> INFO: valid events with pixels: 335305
[12:42:47.771] <TB0> INFO: valid pixel hits: 668011
[12:42:47.771] <TB0> INFO: Event errors: 0
[12:42:47.771] <TB0> INFO: start marker: 0
[12:42:47.771] <TB0> INFO: stop marker: 0
[12:42:47.771] <TB0> INFO: overflow: 0
[12:42:47.771] <TB0> INFO: invalid 5bit words: 0
[12:42:47.771] <TB0> INFO: invalid XOR eye diagram: 0
[12:42:47.771] <TB0> INFO: frame (failed synchr.): 0
[12:42:47.771] <TB0> INFO: idle data (no TBM trl): 0
[12:42:47.771] <TB0> INFO: no data (only TBM hdr): 0
[12:42:47.771] <TB0> INFO: TBM errors: 0
[12:42:47.771] <TB0> INFO: flawed TBM headers: 0
[12:42:47.771] <TB0> INFO: flawed TBM trailers: 0
[12:42:47.771] <TB0> INFO: event ID mismatches: 0
[12:42:47.771] <TB0> INFO: ROC errors: 0
[12:42:47.771] <TB0> INFO: missing ROC header(s): 0
[12:42:47.771] <TB0> INFO: misplaced readback start: 0
[12:42:47.771] <TB0> INFO: Pixel decoding errors: 0
[12:42:47.771] <TB0> INFO: pixel data incomplete: 0
[12:42:47.771] <TB0> INFO: pixel address: 0
[12:42:47.771] <TB0> INFO: pulse height fill bit: 0
[12:42:47.771] <TB0> INFO: buffer corruption: 0
[12:42:47.771] <TB0> INFO: enter test to run
[12:42:47.771] <TB0> INFO: test: exit no parameter change
[12:42:47.891] <TB0> QUIET: Connection to board 71 closed.
[12:42:47.893] <TB0> INFO: pXar: this is the end, my friend