Test Date: 2015-08-06 10:09
Analysis date: 2016-05-26 00:50
Logfile
LogfileView
[08:16:56.364] <TB1> INFO: *** Welcome to pxar ***
[08:16:56.364] <TB1> INFO: *** Today: 2015/08/06
[08:16:56.364] <TB1> INFO: readRocDacs: /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C0.dat .. /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C15.dat
[08:16:56.365] <TB1> INFO: readTbmDacs: /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//tbmParameters_C0a.dat .. /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//tbmParameters_C0b.dat
[08:16:56.365] <TB1> INFO: readMaskFile: /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//defaultMaskFile.dat
[08:16:56.365] <TB1> INFO: readTrimFile: /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters_C0.dat .. /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters_C15.dat
[08:16:56.658] <TB1> INFO: clk: 4
[08:16:56.658] <TB1> INFO: ctr: 4
[08:16:56.658] <TB1> INFO: sda: 19
[08:16:56.658] <TB1> INFO: tin: 9
[08:16:56.658] <TB1> INFO: level: 15
[08:16:56.658] <TB1> INFO: triggerdelay: 0
[08:16:56.658] <TB1> QUIET: Instanciating API for pxar v2.2.5+88~g694c14c
[08:16:56.658] <TB1> INFO: Log level: INFO
[08:16:56.684] <TB1> INFO: Found DTB DTB_WXBYFL
[08:16:56.712] <TB1> QUIET: Connection to board DTB_WXBYFL opened.
[08:16:56.716] <TB1> INFO: DTB startup information
--- DTB info------------------------------------------
Board id: 153
HW version: DTB1.2
FW version: 4.0
SW version: 4.0
USB id: DTB_WXBYFL
MAC address: 40D855118099
Hostname: pixelDTB153
Comment:
------------------------------------------------------
[08:16:56.719] <TB1> INFO: RPC call hashes of host and DTB match: 447413373
[08:16:58.710] <TB1> INFO: DUT info:
[08:16:58.710] <TB1> INFO: The DUT currently contains the following objects:
[08:16:58.710] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[08:16:58.710] <TB1> INFO: TBM Core alpha (0): 7 registers set
[08:16:58.710] <TB1> INFO: TBM Core beta (1): 7 registers set
[08:16:58.710] <TB1> INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[08:16:58.710] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:58.710] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[08:16:59.114] <TB1> INFO: enter 'restricted' command line mode
[08:16:59.114] <TB1> INFO: enter test to run
[08:16:59.114] <TB1> INFO: test: pretest no parameter change
[08:16:59.114] <TB1> INFO: running: pretest
[08:16:59.120] <TB1> INFO: ######################################################################
[08:16:59.120] <TB1> INFO: PixTestPretest::doTest()
[08:16:59.120] <TB1> INFO: ######################################################################
[08:16:59.122] <TB1> INFO: ----------------------------------------------------------------------
[08:16:59.122] <TB1> INFO: PixTestPretest::programROC()
[08:16:59.122] <TB1> INFO: ----------------------------------------------------------------------
[08:17:17.142] <TB1> INFO: PixTestPretest::programROC() done: ROCs are all programmable
[08:17:17.142] <TB1> INFO: IA differences per ROC: 20.1 17.7 20.1 19.3 21.7 16.9 20.9 19.3 16.9 16.1 16.9 20.1 16.1 19.3 17.7 17.7
[08:17:17.225] <TB1> INFO: ----------------------------------------------------------------------
[08:17:17.225] <TB1> INFO: PixTestPretest::setVana() target Ia = 24 mA/ROC
[08:17:17.225] <TB1> INFO: ----------------------------------------------------------------------
[08:17:36.832] <TB1> INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[08:17:36.836] <TB1> INFO: ----------------------------------------------------------------------
[08:17:36.836] <TB1> INFO: PixTestPretest::findWorkingPixel()
[08:17:36.836] <TB1> INFO: ----------------------------------------------------------------------
[08:17:54.522] <TB1> INFO: Test took 17683ms.
[08:17:55.247] <TB1> INFO: Found working pixel in all ROCs: col/row = 12/22
[08:17:55.297] <TB1> INFO: ----------------------------------------------------------------------
[08:17:55.297] <TB1> INFO: PixTestPretest::setVthrCompCalDel()
[08:17:55.297] <TB1> INFO: ----------------------------------------------------------------------
[08:18:13.947] <TB1> INFO: Test took 18645ms.
[08:18:14.276] <TB1> INFO: PixTestPretest::setVthrCompCalDel() done
[08:18:14.276] <TB1> INFO: CalDel: 116 146 172 159 146 143 144 153 137 143 158 156 143 149 164 144
[08:18:14.276] <TB1> INFO: VthrComp: 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C0.dat
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C1.dat
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C2.dat
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C3.dat
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C4.dat
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C5.dat
[08:18:14.279] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C6.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C7.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C8.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C9.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C10.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C11.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C12.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C13.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C14.dat
[08:18:14.280] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters_C15.dat
[08:18:14.280] <TB1> INFO: PixTestPretest::doTest() done, duration: 75 seconds
[08:18:14.410] <TB1> INFO: enter test to run
[08:18:14.410] <TB1> INFO: test: fulltest no parameter change
[08:18:14.410] <TB1> INFO: running: fulltest
[08:18:14.410] <TB1> INFO: ######################################################################
[08:18:14.410] <TB1> INFO: PixTestFullTest::doTest()
[08:18:14.410] <TB1> INFO: ######################################################################
[08:18:14.426] <TB1> INFO: ######################################################################
[08:18:14.426] <TB1> INFO: PixTestAlive::doTest()
[08:18:14.426] <TB1> INFO: ######################################################################
[08:18:14.428] <TB1> INFO: ----------------------------------------------------------------------
[08:18:14.428] <TB1> INFO: PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[08:18:14.428] <TB1> INFO: ----------------------------------------------------------------------
[08:18:21.013] <TB1> INFO: Test took 6583ms.
[08:18:21.080] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:18:21.341] <TB1> INFO: PixTestAlive::aliveTest() done
[08:18:21.341] <TB1> INFO: number of dead pixels (per ROC): 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
[08:18:21.343] <TB1> INFO: ----------------------------------------------------------------------
[08:18:21.343] <TB1> INFO: PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[08:18:21.343] <TB1> INFO: ----------------------------------------------------------------------
[08:18:26.175] <TB1> INFO: Test took 4830ms.
[08:18:26.177] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:18:26.177] <TB1> INFO: mask vs. old pixelAlive PixelAlive_C0_V0 .. PixelAlive_C15_V0
[08:18:26.417] <TB1> INFO: PixTestAlive::maskTest() done
[08:18:26.417] <TB1> INFO: number of mask-defect pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[08:18:26.419] <TB1> INFO: ----------------------------------------------------------------------
[08:18:26.419] <TB1> INFO: PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[08:18:26.419] <TB1> INFO: ----------------------------------------------------------------------
[08:18:33.136] <TB1> INFO: Test took 6715ms.
[08:18:33.219] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:18:33.485] <TB1> INFO: PixTestAlive::addressDecodingTest() done
[08:18:33.485] <TB1> INFO: number of address-decoding pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[08:18:33.485] <TB1> INFO: PixTestAlive::doTest() done, duration: 19 seconds
[08:18:33.495] <TB1> INFO: ######################################################################
[08:18:33.495] <TB1> INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[08:18:33.495] <TB1> INFO: ######################################################################
[08:18:33.500] <TB1> INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (30) hits flags = 2 (plus default)
[08:18:33.712] <TB1> INFO: dacScan step from 0 .. 29
[08:19:15.072] <TB1> INFO: Test took 41360ms.
[08:19:15.113] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:19:15.113] <TB1> INFO: dacScan step from 30 .. 59
[08:20:07.301] <TB1> INFO: Test took 52188ms.
[08:20:07.609] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:20:07.657] <TB1> INFO: dacScan step from 60 .. 89
[08:21:24.903] <TB1> INFO: Test took 77246ms.
[08:21:25.228] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:21:25.347] <TB1> INFO: dacScan step from 90 .. 119
[08:22:13.035] <TB1> INFO: Test took 47687ms.
[08:22:13.341] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:22:13.447] <TB1> INFO: dacScan step from 120 .. 149
[08:23:10.291] <TB1> INFO: Test took 56844ms.
[08:23:11.185] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:24:32.327] <TB1> INFO: PixTestBBMap::doTest() done, duration: 358 seconds
[08:24:32.327] <TB1> INFO: number of dead bumps (per ROC): 15 1 0 1 0 0 0 0 0 0 0 3 5 5 0 79
[08:24:32.327] <TB1> INFO: separation cut (per ROC): 81 98 83 86 91 83 98 95 79 76 68 78 71 95 92 67
[08:24:32.410] <TB1> INFO: ######################################################################
[08:24:32.410] <TB1> INFO: PixTestScurves::fullTest() ntrig = 50
[08:24:32.410] <TB1> INFO: ######################################################################
[08:24:32.410] <TB1> INFO: ----------------------------------------------------------------------
[08:24:32.410] <TB1> INFO: PixTestScurves::scurves(Vcal), ntrig = 50
[08:24:32.410] <TB1> INFO: ----------------------------------------------------------------------
[08:24:32.410] <TB1> INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 0 .. 149 (4) hits flags = 16 (plus default)
[08:24:32.418] <TB1> INFO: dacScan step from 0 .. 3
[08:25:17.659] <TB1> INFO: Test took 45241ms.
[08:25:17.765] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:25:17.765] <TB1> INFO: dacScan step from 4 .. 7
[08:26:05.105] <TB1> INFO: Test took 47340ms.
[08:26:05.216] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:26:05.216] <TB1> INFO: dacScan step from 8 .. 11
[08:26:45.189] <TB1> INFO: Test took 39973ms.
[08:26:45.219] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:26:45.219] <TB1> INFO: dacScan step from 12 .. 15
[08:27:32.302] <TB1> INFO: Test took 47082ms.
[08:27:32.332] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:27:32.332] <TB1> INFO: dacScan step from 16 .. 19
[08:28:19.586] <TB1> INFO: Test took 47254ms.
[08:28:19.694] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:28:19.694] <TB1> INFO: dacScan step from 20 .. 23
[08:28:55.673] <TB1> INFO: Test took 35979ms.
[08:28:55.701] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:28:55.701] <TB1> INFO: dacScan step from 24 .. 27
[08:29:29.255] <TB1> INFO: Test took 33554ms.
[08:29:29.281] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:29:29.281] <TB1> INFO: dacScan step from 28 .. 31
[08:30:02.779] <TB1> INFO: Test took 33498ms.
[08:30:02.808] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:30:02.808] <TB1> INFO: dacScan step from 32 .. 35
[08:30:49.540] <TB1> INFO: Test took 46732ms.
[08:30:49.575] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:30:49.575] <TB1> INFO: dacScan step from 36 .. 39
[08:31:36.780] <TB1> INFO: Test took 47205ms.
[08:31:36.856] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:31:36.856] <TB1> INFO: dacScan step from 40 .. 43
[08:32:16.773] <TB1> INFO: Test took 39917ms.
[08:32:16.874] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:32:16.874] <TB1> INFO: dacScan step from 44 .. 47
[08:33:04.817] <TB1> INFO: Test took 47942ms.
[08:33:04.964] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:33:04.964] <TB1> INFO: dacScan step from 48 .. 51
[08:33:48.196] <TB1> INFO: Test took 43232ms.
[08:33:48.226] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:33:48.226] <TB1> INFO: dacScan step from 52 .. 55
[08:34:34.101] <TB1> INFO: Test took 45875ms.
[08:34:34.219] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:34:34.222] <TB1> INFO: dacScan step from 56 .. 59
[08:35:26.128] <TB1> INFO: Test took 51906ms.
[08:35:26.239] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:35:26.239] <TB1> INFO: dacScan step from 60 .. 63
[08:36:03.606] <TB1> INFO: Test took 37367ms.
[08:36:03.642] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:36:03.642] <TB1> INFO: dacScan step from 64 .. 67
[08:36:37.292] <TB1> INFO: Test took 33650ms.
[08:36:37.339] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:36:37.340] <TB1> INFO: dacScan step from 68 .. 71
[08:37:13.557] <TB1> INFO: Test took 36217ms.
[08:37:13.617] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:37:13.619] <TB1> INFO: dacScan step from 72 .. 75
[08:37:48.550] <TB1> INFO: Test took 34931ms.
[08:37:48.619] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:37:48.621] <TB1> INFO: dacScan step from 76 .. 79
[08:38:18.907] <TB1> INFO: Test took 30286ms.
[08:38:19.009] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:38:19.013] <TB1> INFO: dacScan step from 80 .. 83
[08:38:53.321] <TB1> INFO: Test took 34308ms.
[08:38:53.477] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:38:53.486] <TB1> INFO: dacScan step from 84 .. 87
[08:39:32.625] <TB1> INFO: Test took 39139ms.
[08:39:32.800] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:39:32.809] <TB1> INFO: dacScan step from 88 .. 91
[08:40:24.715] <TB1> INFO: Test took 51906ms.
[08:40:24.924] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:40:24.934] <TB1> INFO: dacScan step from 92 .. 95
[08:41:03.521] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (37) != TBM ID (0)

[08:41:03.521] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[08:41:03.521] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (1) != TBM ID (38)

[08:41:05.374] <TB1> INFO: Test took 40440ms.
[08:41:05.602] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:41:05.613] <TB1> INFO: dacScan step from 96 .. 99
[08:41:47.455] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (68) != TBM ID (0)

[08:41:47.455] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[08:41:47.455] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (1) != TBM ID (69)

[08:41:50.143] <TB1> INFO: Test took 44530ms.
[08:41:50.367] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:41:50.377] <TB1> INFO: dacScan step from 100 .. 103
[08:42:34.306] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[08:42:36.627] <TB1> INFO: Test took 46250ms.
[08:42:36.917] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:42:36.930] <TB1> INFO: dacScan step from 104 .. 107
[08:43:43.707] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[08:43:46.864] <TB1> INFO: Test took 69934ms.
[08:43:47.109] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:43:47.123] <TB1> INFO: dacScan step from 108 .. 111
[08:44:42.478] <TB1> INFO: Test took 55355ms.
[08:44:42.731] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:44:42.743] <TB1> INFO: dacScan step from 112 .. 115
[08:45:26.449] <TB1> INFO: Test took 43707ms.
[08:45:26.692] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:45:26.705] <TB1> INFO: dacScan step from 116 .. 119
[08:46:09.566] <TB1> INFO: Test took 42861ms.
[08:46:09.801] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:46:09.811] <TB1> INFO: dacScan step from 120 .. 123
[08:47:07.288] <TB1> INFO: Test took 57477ms.
[08:47:07.541] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:47:07.553] <TB1> INFO: dacScan step from 124 .. 127
[08:48:01.232] <TB1> INFO: Test took 53679ms.
[08:48:01.488] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:48:01.500] <TB1> INFO: dacScan step from 128 .. 131
[08:48:46.787] <TB1> INFO: Test took 45287ms.
[08:48:47.041] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:48:47.053] <TB1> INFO: dacScan step from 132 .. 135
[08:49:31.964] <TB1> INFO: Test took 44910ms.
[08:49:32.200] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:49:32.211] <TB1> INFO: dacScan step from 136 .. 139
[08:50:16.262] <TB1> INFO: Test took 44051ms.
[08:50:16.505] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:50:16.516] <TB1> INFO: dacScan step from 140 .. 143
[08:51:30.000] <TB1> INFO: Test took 73484ms.
[08:51:30.267] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:51:30.280] <TB1> INFO: dacScan step from 144 .. 147
[08:52:12.735] <TB1> INFO: Test took 42455ms.
[08:52:13.014] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:52:13.032] <TB1> INFO: dacScan step from 148 .. 149
[08:52:46.021] <TB1> INFO: Test took 32989ms.
[08:52:46.140] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:52:46.147] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:47.588] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:49.012] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:50.482] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:51.925] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:53.351] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:54.772] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:56.165] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:57.581] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:52:59.060] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:00.527] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:02.040] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:03.479] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:04.973] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:06.421] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:07.876] <TB1> INFO: dumping ASCII scurve output file: SCurveData
[08:53:09.412] <TB1> INFO: PixTestScurves::scurves() done
[08:53:09.412] <TB1> INFO: Vcal mean: 93.45 92.29 82.41 86.57 86.67 79.56 89.89 97.83 87.08 71.38 73.20 79.21 81.98 85.94 83.65 87.32
[08:53:09.412] <TB1> INFO: Vcal RMS: 5.15 5.61 4.66 5.86 5.72 4.60 6.24 6.54 5.56 4.38 4.51 4.67 5.17 5.42 5.53 4.95
[08:53:09.412] <TB1> INFO: PixTestScurves::fullTest() done, duration: 1717 seconds
[08:53:09.485] <TB1> INFO: ######################################################################
[08:53:09.485] <TB1> INFO: PixTestTrim::doTest()
[08:53:09.485] <TB1> INFO: ######################################################################
[08:53:09.486] <TB1> INFO: ----------------------------------------------------------------------
[08:53:09.486] <TB1> INFO: PixTestTrim::trimTest() ntrig = 10, vcal = 35
[08:53:09.486] <TB1> INFO: ----------------------------------------------------------------------
[08:53:09.567] <TB1> INFO: ---> VthrComp thr map (minimal VthrComp)
[08:53:09.568] <TB1> INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[08:53:09.577] <TB1> INFO: dacScan step from 0 .. 19
[08:53:39.148] <TB1> INFO: Test took 29571ms.
[08:53:39.169] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:53:39.169] <TB1> INFO: dacScan step from 20 .. 39
[08:53:59.443] <TB1> INFO: Test took 20274ms.
[08:53:59.472] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:53:59.472] <TB1> INFO: dacScan step from 40 .. 59
[08:54:17.285] <TB1> INFO: Test took 17813ms.
[08:54:17.312] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:54:17.312] <TB1> INFO: dacScan step from 60 .. 79
[08:54:35.718] <TB1> INFO: Test took 18406ms.
[08:54:35.745] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:54:35.745] <TB1> INFO: dacScan step from 80 .. 99
[08:54:58.383] <TB1> INFO: Test took 22638ms.
[08:54:58.468] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:54:58.478] <TB1> INFO: dacScan step from 100 .. 119
[08:55:37.892] <TB1> INFO: Test took 39414ms.
[08:55:38.066] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:55:38.102] <TB1> INFO: dacScan step from 120 .. 139
[08:56:00.204] <TB1> INFO: Test took 22102ms.
[08:56:00.336] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:56:00.359] <TB1> INFO: dacScan step from 140 .. 159
[08:56:20.515] <TB1> INFO: Test took 20156ms.
[08:56:20.569] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:56:41.237] <TB1> INFO: ROC 0 VthrComp = 99
[08:56:41.237] <TB1> INFO: ROC 1 VthrComp = 95
[08:56:41.237] <TB1> INFO: ROC 2 VthrComp = 86
[08:56:41.237] <TB1> INFO: ROC 3 VthrComp = 90
[08:56:41.237] <TB1> INFO: ROC 4 VthrComp = 90
[08:56:41.237] <TB1> INFO: ROC 5 VthrComp = 82
[08:56:41.237] <TB1> INFO: ROC 6 VthrComp = 94
[08:56:41.238] <TB1> INFO: ROC 7 VthrComp = 99
[08:56:41.238] <TB1> INFO: ROC 8 VthrComp = 90
[08:56:41.238] <TB1> INFO: ROC 9 VthrComp = 77
[08:56:41.238] <TB1> INFO: ROC 10 VthrComp = 77
[08:56:41.238] <TB1> INFO: ROC 11 VthrComp = 82
[08:56:41.238] <TB1> INFO: ROC 12 VthrComp = 84
[08:56:41.238] <TB1> INFO: ROC 13 VthrComp = 91
[08:56:41.238] <TB1> INFO: ROC 14 VthrComp = 85
[08:56:41.239] <TB1> INFO: ROC 15 VthrComp = 93
[08:56:41.239] <TB1> INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[08:56:41.239] <TB1> INFO: ---> dac: vcal name: TrimThr1 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[08:56:41.247] <TB1> INFO: dacScan step from 0 .. 19
[08:57:11.471] <TB1> INFO: Test took 30224ms.
[08:57:11.497] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:57:11.497] <TB1> INFO: dacScan step from 20 .. 39
[08:57:30.301] <TB1> INFO: Test took 18803ms.
[08:57:30.337] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:57:30.339] <TB1> INFO: dacScan step from 40 .. 59
[08:57:54.163] <TB1> INFO: Test took 23824ms.
[08:57:54.324] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:57:54.360] <TB1> INFO: dacScan step from 60 .. 79
[08:58:32.634] <TB1> INFO: Test took 38274ms.
[08:58:32.807] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:58:32.855] <TB1> INFO: dacScan step from 80 .. 99
[08:58:59.556] <TB1> INFO: Test took 26701ms.
[08:58:59.722] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:58:59.772] <TB1> INFO: dacScan step from 100 .. 119
[08:59:33.989] <TB1> INFO: Test took 34217ms.
[08:59:34.154] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:59:34.217] <TB1> INFO: dacScan step from 120 .. 139
[09:00:00.645] <TB1> INFO: Test took 26428ms.
[09:00:00.829] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:00.880] <TB1> INFO: dacScan step from 140 .. 159
[09:00:27.963] <TB1> INFO: Test took 27083ms.
[09:00:28.123] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:51.583] <TB1> INFO: roc 0 with ID = 0 has maximal Vcal 57.6802 for pixel 12/2 mean/min/max = 44.7736/31.8569/57.6902
[09:00:51.583] <TB1> INFO: roc 1 with ID = 1 has maximal Vcal 58.9743 for pixel 2/4 mean/min/max = 45.7095/32.2563/59.1628
[09:00:51.583] <TB1> INFO: roc 2 with ID = 2 has maximal Vcal 57.6775 for pixel 51/5 mean/min/max = 44.8835/31.7392/58.0277
[09:00:51.584] <TB1> INFO: roc 3 with ID = 3 has maximal Vcal 59.6934 for pixel 18/13 mean/min/max = 46.1979/32.5942/59.8016
[09:00:51.584] <TB1> INFO: roc 4 with ID = 4 has maximal Vcal 59.1015 for pixel 2/65 mean/min/max = 45.6084/31.6478/59.569
[09:00:51.584] <TB1> INFO: roc 5 with ID = 5 has maximal Vcal 58.7518 for pixel 13/57 mean/min/max = 45.8821/32.7469/59.0174
[09:00:51.584] <TB1> INFO: roc 6 with ID = 6 has maximal Vcal 61.1327 for pixel 0/2 mean/min/max = 46.388/31.4621/61.314
[09:00:51.585] <TB1> INFO: roc 7 with ID = 7 has maximal Vcal 61.1007 for pixel 1/2 mean/min/max = 46.1757/31.1478/61.2035
[09:00:51.585] <TB1> INFO: roc 8 with ID = 8 has maximal Vcal 59.6662 for pixel 27/4 mean/min/max = 46.067/32.3824/59.7516
[09:00:51.586] <TB1> INFO: roc 9 with ID = 9 has maximal Vcal 56.6889 for pixel 51/6 mean/min/max = 45.9956/35.2719/56.7193
[09:00:51.586] <TB1> INFO: roc 10 with ID = 10 has maximal Vcal 58.6761 for pixel 14/72 mean/min/max = 46.7675/34.6439/58.8911
[09:00:51.586] <TB1> INFO: roc 11 with ID = 11 has maximal Vcal 57.6184 for pixel 31/79 mean/min/max = 45.0409/32.0297/58.052
[09:00:51.587] <TB1> INFO: roc 12 with ID = 12 has maximal Vcal 59.8577 for pixel 14/76 mean/min/max = 45.728/31.504/59.9521
[09:00:51.587] <TB1> INFO: roc 13 with ID = 13 has maximal Vcal 59.1845 for pixel 21/2 mean/min/max = 45.82/32.359/59.2811
[09:00:51.587] <TB1> INFO: roc 14 with ID = 14 has maximal Vcal 59.8088 for pixel 15/2 mean/min/max = 45.9694/31.9885/59.9503
[09:00:51.588] <TB1> INFO: roc 15 with ID = 15 has maximal Vcal 57.3613 for pixel 46/12 mean/min/max = 44.7235/31.8511/57.5959
[09:00:51.588] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:03:28.834] <TB1> INFO: Test took 157246ms.
[09:03:30.323] <TB1> INFO: ---> dac: vcal name: TrimThr2 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[09:03:30.338] <TB1> INFO: dacScan step from 0 .. 19
[09:04:02.515] <TB1> INFO: Test took 32177ms.
[09:04:02.567] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:02.568] <TB1> INFO: dacScan step from 20 .. 39
[09:04:44.710] <TB1> INFO: Test took 42141ms.
[09:04:44.932] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:44.961] <TB1> INFO: dacScan step from 40 .. 59
[09:05:32.079] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:05:32.079] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:05:34.945] <TB1> INFO: Test took 49984ms.
[09:05:35.247] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:05:35.300] <TB1> INFO: dacScan step from 60 .. 79
[09:06:49.113] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:06:49.113] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:06:55.383] <TB1> INFO: Test took 80083ms.
[09:06:55.742] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:06:55.793] <TB1> INFO: dacScan step from 80 .. 99
[09:08:04.828] <TB1> INFO: Test took 69035ms.
[09:08:05.166] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:08:05.223] <TB1> INFO: dacScan step from 100 .. 119
[09:08:59.538] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:08:59.538] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:09:01.426] <TB1> INFO: Test took 56203ms.
[09:09:01.790] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:09:01.847] <TB1> INFO: dacScan step from 120 .. 139
[09:09:58.233] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (199) != TBM ID (0)

[09:09:58.233] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:09:58.233] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (1) != TBM ID (200)

[09:10:00.249] <TB1> INFO: Test took 58402ms.
[09:10:00.567] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:10:00.622] <TB1> INFO: dacScan step from 140 .. 159
[09:11:01.889] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (8) != Token Chain Length (4)

[09:11:01.889] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (200) != TBM ID (201)

[09:11:01.889] <TB1> WARNING: Channel 3 ROC 1: Readback start marker after 15 readouts!

[09:11:01.890] <TB1> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[09:11:01.890] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:11:04.249] <TB1> INFO: Test took 63627ms.
[09:11:04.556] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:11:04.610] <TB1> INFO: dacScan step from 160 .. 179
[09:11:48.600] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:11:50.476] <TB1> INFO: Test took 45866ms.
[09:11:50.749] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:11:50.798] <TB1> INFO: dacScan step from 180 .. 199
[09:12:49.840] <TB1> INFO: Test took 59041ms.
[09:12:50.137] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:13:14.829] <TB1> INFO: ---> TrimStepCorr4 extremal thresholds: 0.078830 .. 255.000000
[09:13:14.917] <TB1> INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 4 dacrange: 0 .. 255 (20) hits flags = 16 (plus default)
[09:13:14.926] <TB1> INFO: dacScan step from 0 .. 19
[09:13:30.531] <TB1> INFO: Test took 15605ms.
[09:13:30.555] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:13:30.555] <TB1> INFO: dacScan step from 20 .. 39
[09:13:51.062] <TB1> INFO: Test took 20507ms.
[09:13:51.151] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:13:51.166] <TB1> INFO: dacScan step from 40 .. 59
[09:14:13.199] <TB1> INFO: Test took 22033ms.
[09:14:13.354] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:14:13.407] <TB1> INFO: dacScan step from 60 .. 79
[09:14:38.555] <TB1> INFO: Test took 25148ms.
[09:14:38.737] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:14:38.796] <TB1> INFO: dacScan step from 80 .. 99
[09:15:12.787] <TB1> INFO: Test took 33990ms.
[09:15:12.972] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:15:13.032] <TB1> INFO: dacScan step from 100 .. 119
[09:15:36.911] <TB1> INFO: Test took 23879ms.
[09:15:37.095] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:15:37.158] <TB1> INFO: dacScan step from 120 .. 139
[09:16:00.768] <TB1> INFO: Test took 23610ms.
[09:16:00.948] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:01.010] <TB1> INFO: dacScan step from 140 .. 159
[09:16:25.680] <TB1> INFO: Test took 24670ms.
[09:16:25.837] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:25.891] <TB1> INFO: dacScan step from 160 .. 179
[09:16:49.565] <TB1> INFO: Test took 23674ms.
[09:16:49.718] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:49.768] <TB1> INFO: dacScan step from 180 .. 199
[09:17:14.976] <TB1> INFO: Test took 25208ms.
[09:17:15.124] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:17:15.175] <TB1> INFO: dacScan step from 200 .. 219
[09:17:39.423] <TB1> INFO: Test took 24248ms.
[09:17:39.610] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:17:39.660] <TB1> INFO: dacScan step from 220 .. 239
[09:18:02.262] <TB1> INFO: Test took 22602ms.
[09:18:02.416] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:18:02.467] <TB1> INFO: dacScan step from 240 .. 255
[09:18:23.651] <TB1> INFO: Test took 21184ms.
[09:18:23.771] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:18:53.398] <TB1> INFO: ---> TrimStepCorr2 extremal thresholds: 14.262873 .. 48.460554
[09:18:53.473] <TB1> INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 4 dacrange: 4 .. 58 (20) hits flags = 16 (plus default)
[09:18:53.481] <TB1> INFO: dacScan step from 4 .. 23
[09:19:18.369] <TB1> INFO: Test took 24888ms.
[09:19:18.399] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:19:18.399] <TB1> INFO: dacScan step from 24 .. 43
[09:19:41.090] <TB1> INFO: Test took 22691ms.
[09:19:41.212] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:19:41.238] <TB1> INFO: dacScan step from 44 .. 58
[09:19:59.674] <TB1> INFO: Test took 18436ms.
[09:19:59.809] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:17.953] <TB1> INFO: ---> TrimStepCorr1a extremal thresholds: 19.713420 .. 48.460554
[09:20:18.035] <TB1> INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 4 dacrange: 9 .. 58 (20) hits flags = 16 (plus default)
[09:20:18.043] <TB1> INFO: dacScan step from 9 .. 28
[09:20:34.759] <TB1> INFO: Test took 16716ms.
[09:20:34.784] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:34.784] <TB1> INFO: dacScan step from 29 .. 48
[09:20:54.067] <TB1> INFO: Test took 19283ms.
[09:20:54.225] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:54.264] <TB1> INFO: dacScan step from 49 .. 58
[09:21:07.728] <TB1> INFO: Test took 13464ms.
[09:21:07.803] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:23.498] <TB1> INFO: ---> TrimStepCorr1b extremal thresholds: 2.860131 .. 48.460554
[09:21:23.573] <TB1> INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 4 dacrange: 2 .. 58 (20) hits flags = 16 (plus default)
[09:21:23.581] <TB1> INFO: dacScan step from 2 .. 21
[09:21:38.821] <TB1> INFO: Test took 15240ms.
[09:21:38.844] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:38.844] <TB1> INFO: dacScan step from 22 .. 41
[09:21:59.222] <TB1> INFO: Test took 20378ms.
[09:21:59.320] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:59.340] <TB1> INFO: dacScan step from 42 .. 58
[09:22:17.873] <TB1> INFO: Test took 18533ms.
[09:22:18.035] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:35.733] <TB1> INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:22:35.733] <TB1> INFO: ---> dac: vcal name: TrimThrFinal ntrig: 10 dacrange: 15 .. 55 (20) hits flags = 16 (plus default)
[09:22:35.742] <TB1> INFO: dacScan step from 15 .. 34
[09:23:29.656] <TB1> INFO: Test took 53914ms.
[09:23:29.725] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:29.736] <TB1> INFO: dacScan step from 35 .. 54
[09:24:20.858] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (232) != TBM ID (0)

[09:24:20.858] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:24:20.858] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (1) != TBM ID (233)

[09:24:22.358] <TB1> INFO: Test took 52622ms.
[09:24:22.671] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:22.726] <TB1> INFO: dacScan step from 55 .. 55
[09:24:27.745] <TB1> INFO: Test took 5019ms.
[09:24:27.767] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C0.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C1.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C2.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C3.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C4.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C5.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C6.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C7.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C8.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C9.dat
[09:24:41.285] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C10.dat
[09:24:41.286] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C11.dat
[09:24:41.286] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C12.dat
[09:24:41.286] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C13.dat
[09:24:41.286] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C14.dat
[09:24:41.286] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C15.dat
[09:24:41.286] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C0.dat
[09:24:41.292] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C1.dat
[09:24:41.298] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C2.dat
[09:24:41.304] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C3.dat
[09:24:41.310] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C4.dat
[09:24:41.316] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C5.dat
[09:24:41.322] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C6.dat
[09:24:41.328] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C7.dat
[09:24:41.334] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C8.dat
[09:24:41.341] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C9.dat
[09:24:41.347] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C10.dat
[09:24:41.353] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C11.dat
[09:24:41.359] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C12.dat
[09:24:41.365] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C13.dat
[09:24:41.371] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C14.dat
[09:24:41.377] <TB1> INFO: write trim parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//trimParameters35_C15.dat
[09:24:41.383] <TB1> INFO: PixTestTrim::trimTest() done
[09:24:41.383] <TB1> INFO: vtrim: 106 108 87 108 102 97 118 117 107 103 104 99 117 116 107 108
[09:24:41.383] <TB1> INFO: vthrcomp: 99 95 86 90 90 82 94 99 90 77 77 82 84 91 85 93
[09:24:41.383] <TB1> INFO: vcal mean: 35.03 35.01 35.03 35.03 35.01 35.06 35.02 35.03 35.00 35.02 35.07 35.01 34.98 35.06 35.01 35.05
[09:24:41.383] <TB1> INFO: vcal RMS: 1.02 1.03 1.04 1.29 1.00 1.05 1.03 1.16 1.03 0.89 0.99 1.00 1.02 1.00 1.24 0.98
[09:24:41.383] <TB1> INFO: bits mean: 9.92 9.89 9.71 9.72 9.93 9.98 9.70 9.80 9.87 9.20 9.36 9.69 10.23 9.72 9.82 9.87
[09:24:41.383] <TB1> INFO: bits RMS: 2.59 2.46 2.66 2.44 2.53 2.36 2.61 2.66 2.44 2.30 2.33 2.64 2.36 2.60 2.51 2.63
[09:24:41.392] <TB1> INFO: ----------------------------------------------------------------------
[09:24:41.392] <TB1> INFO: PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[09:24:41.392] <TB1> INFO: ----------------------------------------------------------------------
[09:24:41.396] <TB1> INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[09:24:41.404] <TB1> INFO: dacScan step from 0 .. 19
[09:25:20.444] <TB1> INFO: Test took 39040ms.
[09:25:20.486] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:20.487] <TB1> INFO: dacScan step from 20 .. 39
[09:25:53.854] <TB1> INFO: Test took 33367ms.
[09:25:53.892] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:53.892] <TB1> INFO: dacScan step from 40 .. 59
[09:26:24.758] <TB1> INFO: Test took 30866ms.
[09:26:24.796] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:24.796] <TB1> INFO: dacScan step from 60 .. 79
[09:26:55.632] <TB1> INFO: Test took 30835ms.
[09:26:55.675] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:55.675] <TB1> INFO: dacScan step from 80 .. 99
[09:27:27.361] <TB1> INFO: Test took 31686ms.
[09:27:27.437] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:27.445] <TB1> INFO: dacScan step from 100 .. 119
[09:28:08.829] <TB1> INFO: Test took 41384ms.
[09:28:09.063] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:28:09.090] <TB1> INFO: dacScan step from 120 .. 139
[09:28:55.750] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:28:58.309] <TB1> INFO: Test took 49218ms.
[09:28:58.611] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:28:58.652] <TB1> INFO: dacScan step from 140 .. 159
[09:29:50.691] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (8) != Token Chain Length (4)

[09:29:50.691] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (67) != TBM ID (68)

[09:29:50.691] <TB1> WARNING: Channel 3 ROC 1: Readback start marker after 15 readouts!

[09:29:50.691] <TB1> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[09:29:50.691] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:29:55.039] <TB1> INFO: Test took 56387ms.
[09:29:55.352] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:29:55.404] <TB1> INFO: dacScan step from 160 .. 179
[09:30:57.648] <TB1> INFO: Test took 62243ms.
[09:30:57.939] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:57.986] <TB1> INFO: dacScan step from 180 .. 199
[09:31:47.482] <TB1> INFO: Test took 49496ms.
[09:31:47.790] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:32:16.491] <TB1> INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 164 (20) hits flags = 16 (plus default)
[09:32:16.501] <TB1> INFO: dacScan step from 0 .. 19
[09:32:46.216] <TB1> INFO: Test took 29712ms.
[09:32:46.256] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:32:46.256] <TB1> INFO: dacScan step from 20 .. 39
[09:33:14.448] <TB1> INFO: Test took 28192ms.
[09:33:14.485] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:33:14.485] <TB1> INFO: dacScan step from 40 .. 59
[09:33:43.372] <TB1> INFO: Test took 28887ms.
[09:33:43.412] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:33:43.413] <TB1> INFO: dacScan step from 60 .. 79
[09:34:12.804] <TB1> INFO: Test took 29391ms.
[09:34:12.848] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:34:12.848] <TB1> INFO: dacScan step from 80 .. 99
[09:34:51.726] <TB1> INFO: Test took 38878ms.
[09:34:51.854] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:34:51.867] <TB1> INFO: dacScan step from 100 .. 119
[09:35:54.817] <TB1> INFO: Test took 62950ms.
[09:35:55.086] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:35:55.129] <TB1> INFO: dacScan step from 120 .. 139
[09:36:37.242] <TB1> INFO: Test took 42113ms.
[09:36:37.617] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:37.667] <TB1> INFO: dacScan step from 140 .. 159
[09:37:19.047] <TB1> INFO: Test took 41380ms.
[09:37:19.318] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:19.369] <TB1> INFO: dacScan step from 160 .. 164
[09:37:31.839] <TB1> INFO: Test took 12470ms.
[09:37:31.909] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:53.958] <TB1> INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 153 (20) hits flags = 16 (plus default)
[09:37:53.967] <TB1> INFO: dacScan step from 0 .. 19
[09:38:20.761] <TB1> INFO: Test took 26794ms.
[09:38:20.797] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:38:20.797] <TB1> INFO: dacScan step from 20 .. 39
[09:38:47.390] <TB1> INFO: Test took 26593ms.
[09:38:47.435] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:38:47.435] <TB1> INFO: dacScan step from 40 .. 59
[09:39:14.620] <TB1> INFO: Test took 27185ms.
[09:39:14.663] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:14.663] <TB1> INFO: dacScan step from 60 .. 79
[09:39:45.666] <TB1> INFO: Test took 31003ms.
[09:39:45.709] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:45.710] <TB1> INFO: dacScan step from 80 .. 99
[09:40:19.399] <TB1> INFO: Test took 33689ms.
[09:40:19.522] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:19.535] <TB1> INFO: dacScan step from 100 .. 119
[09:41:15.690] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (60) != TBM ID (0)

[09:41:15.690] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:41:15.690] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (1) != TBM ID (61)

[09:41:16.739] <TB1> INFO: Test took 57204ms.
[09:41:17.045] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:17.085] <TB1> INFO: dacScan step from 120 .. 139
[09:41:57.001] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:41:57.001] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:41:59.018] <TB1> INFO: Test took 41933ms.
[09:41:59.290] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:59.344] <TB1> INFO: dacScan step from 140 .. 153
[09:42:29.061] <TB1> INFO: Test took 29717ms.
[09:42:29.256] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:49.942] <TB1> INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 153 (20) hits flags = 16 (plus default)
[09:42:49.950] <TB1> INFO: dacScan step from 0 .. 19
[09:43:16.276] <TB1> INFO: Test took 26326ms.
[09:43:16.314] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:16.314] <TB1> INFO: dacScan step from 20 .. 39
[09:43:43.138] <TB1> INFO: Test took 26824ms.
[09:43:43.183] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:43.183] <TB1> INFO: dacScan step from 40 .. 59
[09:44:09.533] <TB1> INFO: Test took 26350ms.
[09:44:09.573] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:09.573] <TB1> INFO: dacScan step from 60 .. 79
[09:44:36.420] <TB1> INFO: Test took 26847ms.
[09:44:36.466] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:36.466] <TB1> INFO: dacScan step from 80 .. 99
[09:45:07.237] <TB1> INFO: Test took 30770ms.
[09:45:07.369] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:07.384] <TB1> INFO: dacScan step from 100 .. 119
[09:45:45.758] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:45:46.677] <TB1> INFO: Test took 39293ms.
[09:45:47.047] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:47.092] <TB1> INFO: dacScan step from 120 .. 139
[09:46:27.257] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:46:27.257] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:46:29.209] <TB1> INFO: Test took 42117ms.
[09:46:29.519] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:29.566] <TB1> INFO: dacScan step from 140 .. 153
[09:46:59.132] <TB1> INFO: Test took 29566ms.
[09:46:59.399] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:47:23.133] <TB1> INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 152 (20) hits flags = 16 (plus default)
[09:47:23.141] <TB1> INFO: dacScan step from 0 .. 19
[09:47:51.082] <TB1> INFO: Test took 27941ms.
[09:47:51.121] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:47:51.121] <TB1> INFO: dacScan step from 20 .. 39
[09:48:17.802] <TB1> INFO: Test took 26681ms.
[09:48:17.846] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:48:17.846] <TB1> INFO: dacScan step from 40 .. 59
[09:48:44.317] <TB1> INFO: Test took 26471ms.
[09:48:44.361] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:48:44.361] <TB1> INFO: dacScan step from 60 .. 79
[09:49:10.911] <TB1> INFO: Test took 26549ms.
[09:49:10.949] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:10.949] <TB1> INFO: dacScan step from 80 .. 99
[09:49:41.422] <TB1> INFO: Test took 30473ms.
[09:49:41.582] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:41.603] <TB1> INFO: dacScan step from 100 .. 119
[09:50:20.613] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:50:20.613] <TB1> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:50:21.644] <TB1> INFO: Test took 40041ms.
[09:50:21.900] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:50:21.943] <TB1> INFO: dacScan step from 120 .. 139
[09:51:01.103] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (219) != TBM ID (0)

[09:51:01.103] <TB1> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:51:01.103] <TB1> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (1) != TBM ID (220)

[09:51:02.825] <TB1> INFO: Test took 40882ms.
[09:51:03.134] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:51:03.187] <TB1> INFO: dacScan step from 140 .. 152
[09:51:30.414] <TB1> INFO: Test took 27227ms.
[09:51:30.651] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:51:56.925] <TB1> INFO: PixTestTrim::trimBitTest() done
[09:51:56.927] <TB1> INFO: PixTestTrim::doTest() done, duration: 3527 seconds
[09:51:57.633] <TB1> INFO: ######################################################################
[09:51:57.634] <TB1> INFO: PixTestPhOptimization::doTest() Ntrig = 10
[09:51:57.634] <TB1> INFO: ######################################################################
[09:52:01.362] <TB1> INFO: Test took 3727ms.
[09:52:01.387] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:05.425] <TB1> INFO: Test took 3839ms.
[09:52:05.488] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:09.292] <TB1> INFO: Test took 3790ms.
[09:52:09.378] <TB1> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:09.388] <TB1> INFO: The DUT currently contains the following objects:
[09:52:09.388] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:09.388] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:09.388] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:09.388] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:09.388] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:09.388] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.513] <TB1> INFO: Test took 1125ms.
[09:52:10.514] <TB1> INFO: The DUT currently contains the following objects:
[09:52:10.514] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:10.514] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:10.514] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:10.514] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:10.514] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.514] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.514] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.514] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.514] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.514] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.514] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:10.515] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.639] <TB1> INFO: Test took 1124ms.
[09:52:11.640] <TB1> INFO: The DUT currently contains the following objects:
[09:52:11.640] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:11.640] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:11.640] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:11.640] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:11.640] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.640] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:11.641] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.779] <TB1> INFO: Test took 1138ms.
[09:52:12.780] <TB1> INFO: The DUT currently contains the following objects:
[09:52:12.780] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:12.780] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:12.780] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:12.780] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:12.780] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.780] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.781] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:12.781] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.903] <TB1> INFO: Test took 1122ms.
[09:52:13.905] <TB1> INFO: The DUT currently contains the following objects:
[09:52:13.905] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:13.905] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:13.905] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:13.905] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:13.905] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:13.905] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.045] <TB1> INFO: Test took 1140ms.
[09:52:15.046] <TB1> INFO: The DUT currently contains the following objects:
[09:52:15.046] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:15.046] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:15.046] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:15.046] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:15.046] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.046] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:15.047] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.172] <TB1> INFO: Test took 1125ms.
[09:52:16.173] <TB1> INFO: The DUT currently contains the following objects:
[09:52:16.184] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:16.184] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:16.184] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:16.184] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:16.184] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.184] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:16.185] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.297] <TB1> INFO: Test took 1112ms.
[09:52:17.298] <TB1> INFO: The DUT currently contains the following objects:
[09:52:17.298] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:17.298] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:17.298] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:17.298] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:17.298] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.298] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.298] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.298] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:17.299] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.436] <TB1> INFO: Test took 1137ms.
[09:52:18.438] <TB1> INFO: The DUT currently contains the following objects:
[09:52:18.438] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:18.438] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:18.438] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:18.438] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:18.438] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:18.438] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.561] <TB1> INFO: Test took 1123ms.
[09:52:19.562] <TB1> INFO: The DUT currently contains the following objects:
[09:52:19.562] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:19.562] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:19.562] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:19.562] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:19.562] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.562] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.562] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.562] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.562] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:19.563] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.686] <TB1> INFO: Test took 1123ms.
[09:52:20.687] <TB1> INFO: The DUT currently contains the following objects:
[09:52:20.687] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:20.687] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:20.687] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:20.687] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:20.687] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.687] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.687] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.687] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:20.688] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.843] <TB1> INFO: Test took 1155ms.
[09:52:21.845] <TB1> INFO: The DUT currently contains the following objects:
[09:52:21.845] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:21.845] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:21.845] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:21.845] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:21.845] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.845] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.845] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.846] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.847] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:21.847] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.031] <TB1> INFO: Test took 1184ms.
[09:52:23.033] <TB1> INFO: The DUT currently contains the following objects:
[09:52:23.033] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:23.033] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:23.033] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:23.033] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:23.033] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:23.033] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.161] <TB1> INFO: Test took 1128ms.
[09:52:24.163] <TB1> INFO: The DUT currently contains the following objects:
[09:52:24.163] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:24.163] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:24.163] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:24.163] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:24.163] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.163] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.164] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.164] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.164] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.164] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.164] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:24.164] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.359] <TB1> INFO: Test took 1195ms.
[09:52:25.360] <TB1> INFO: The DUT currently contains the following objects:
[09:52:25.360] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:25.360] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:25.360] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:25.360] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:25.360] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.360] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.360] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.360] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.360] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.360] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:25.361] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.540] <TB1> INFO: Test took 1179ms.
[09:52:26.541] <TB1> INFO: The DUT currently contains the following objects:
[09:52:26.541] <TB1> INFO: 2 TBM Cores tbm09c (2 ON)
[09:52:26.541] <TB1> INFO: TBM Core alpha (0): 7 registers set
[09:52:26.541] <TB1> INFO: TBM Core beta (1): 7 registers set
[09:52:26.541] <TB1> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[09:52:26.541] <TB1> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:26.541] <TB1> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[09:52:27.749] <TB1> INFO: Test took 1208ms.
[09:52:27.754] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:00:26.306] <TB1> INFO: Test took 478552ms.
[10:00:27.694] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:28.939] <TB1> INFO: Test took 721245ms.
[10:12:30.448] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.455] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.461] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.467] <TB1> INFO: safety margin for low PH: adding 1, margin is now 21
[10:12:30.474] <TB1> INFO: safety margin for low PH: adding 2, margin is now 22
[10:12:30.480] <TB1> INFO: safety margin for low PH: adding 3, margin is now 23
[10:12:30.486] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.493] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.499] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.505] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.512] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.518] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.524] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.531] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.537] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.543] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.549] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.556] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.562] <TB1> INFO: safety margin for low PH: adding 0, margin is now 20
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C0.dat
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C1.dat
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C2.dat
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C3.dat
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C4.dat
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C5.dat
[10:12:30.617] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C6.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C7.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C8.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C9.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C10.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C11.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C12.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C13.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C14.dat
[10:12:30.618] <TB1> INFO: write dac parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//dacParameters35_C15.dat
[10:12:36.822] <TB1> INFO: Test took 6199ms.
[10:12:43.648] <TB1> INFO: Test took 6549ms.
[10:12:50.118] <TB1> INFO: Test took 6193ms.
[10:12:50.396] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:51.431] <TB1> INFO: Test took 1035ms.
[10:12:51.434] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:52.687] <TB1> INFO: Test took 1253ms.
[10:12:52.690] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:53.931] <TB1> INFO: Test took 1241ms.
[10:12:53.934] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:55.143] <TB1> INFO: Test took 1209ms.
[10:12:55.146] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:56.369] <TB1> INFO: Test took 1223ms.
[10:12:56.371] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:57.628] <TB1> INFO: Test took 1257ms.
[10:12:57.631] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:12:58.870] <TB1> INFO: Test took 1239ms.
[10:12:58.873] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:00.098] <TB1> INFO: Test took 1225ms.
[10:13:00.100] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:01.325] <TB1> INFO: Test took 1225ms.
[10:13:01.327] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:02.553] <TB1> INFO: Test took 1226ms.
[10:13:02.555] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:03.779] <TB1> INFO: Test took 1224ms.
[10:13:03.782] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:05.006] <TB1> INFO: Test took 1224ms.
[10:13:05.009] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:06.234] <TB1> INFO: Test took 1225ms.
[10:13:06.237] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:07.462] <TB1> INFO: Test took 1225ms.
[10:13:07.465] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:08.690] <TB1> INFO: Test took 1225ms.
[10:13:08.693] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:09.918] <TB1> INFO: Test took 1225ms.
[10:13:09.921] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:11.177] <TB1> INFO: Test took 1256ms.
[10:13:11.180] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:12.405] <TB1> INFO: Test took 1225ms.
[10:13:12.408] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:13.632] <TB1> INFO: Test took 1224ms.
[10:13:13.635] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:14.859] <TB1> INFO: Test took 1224ms.
[10:13:14.862] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:16.086] <TB1> INFO: Test took 1224ms.
[10:13:16.089] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:17.313] <TB1> INFO: Test took 1224ms.
[10:13:17.316] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:18.541] <TB1> INFO: Test took 1225ms.
[10:13:18.544] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:19.752] <TB1> INFO: Test took 1208ms.
[10:13:19.754] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:20.995] <TB1> INFO: Test took 1241ms.
[10:13:20.997] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:22.222] <TB1> INFO: Test took 1225ms.
[10:13:22.224] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:23.450] <TB1> INFO: Test took 1226ms.
[10:13:23.453] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:24.677] <TB1> INFO: Test took 1225ms.
[10:13:24.679] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:25.904] <TB1> INFO: Test took 1225ms.
[10:13:25.906] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:27.130] <TB1> INFO: Test took 1224ms.
[10:13:27.133] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:28.373] <TB1> INFO: Test took 1240ms.
[10:13:28.376] <TB1> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:13:29.600] <TB1> INFO: Test took 1224ms.
[10:13:30.191] <TB1> INFO: PixTestPhOptimization::doTest() done, duration: 1292 seconds
[10:13:30.191] <TB1> INFO: PH scale (per ROC): 82 80 80 79 77 79 90 82 74 97 79 87 78 84 86 82
[10:13:30.191] <TB1> INFO: PH offset (per ROC): 153 157 159 165 145 159 183 162 155 133 157 155 150 158 155 157
[10:13:30.355] <TB1> INFO: ######################################################################
[10:13:30.355] <TB1> INFO: PixTestGainPedestal::fullTest() ntrig = 10
[10:13:30.355] <TB1> INFO: ######################################################################
[10:13:30.365] <TB1> INFO: scanning low vcal = 10
[10:13:36.099] <TB1> INFO: Test took 5734ms.
[10:13:36.102] <TB1> INFO: scanning low vcal = 20
[10:13:41.519] <TB1> INFO: Test took 5417ms.
[10:13:41.523] <TB1> INFO: scanning low vcal = 30
[10:13:47.523] <TB1> INFO: Test took 6000ms.
[10:13:47.530] <TB1> INFO: scanning low vcal = 40
[10:13:56.261] <TB1> INFO: Test took 8731ms.
[10:13:56.319] <TB1> INFO: scanning low vcal = 50
[10:14:03.844] <TB1> INFO: Test took 7525ms.
[10:14:03.899] <TB1> INFO: scanning low vcal = 60
[10:14:11.739] <TB1> INFO: Test took 7840ms.
[10:14:11.794] <TB1> INFO: scanning low vcal = 70
[10:14:19.393] <TB1> INFO: Test took 7599ms.
[10:14:19.448] <TB1> INFO: scanning low vcal = 80
[10:14:27.396] <TB1> INFO: Test took 7948ms.
[10:14:27.451] <TB1> INFO: scanning low vcal = 90
[10:14:35.234] <TB1> INFO: Test took 7783ms.
[10:14:35.288] <TB1> INFO: scanning low vcal = 100
[10:14:42.720] <TB1> INFO: Test took 7432ms.
[10:14:42.775] <TB1> INFO: scanning low vcal = 110
[10:14:50.662] <TB1> INFO: Test took 7887ms.
[10:14:50.717] <TB1> INFO: scanning low vcal = 120
[10:14:58.704] <TB1> INFO: Test took 7987ms.
[10:14:58.757] <TB1> INFO: scanning low vcal = 130
[10:15:06.642] <TB1> INFO: Test took 7885ms.
[10:15:06.697] <TB1> INFO: scanning low vcal = 140
[10:15:14.420] <TB1> INFO: Test took 7723ms.
[10:15:14.474] <TB1> INFO: scanning low vcal = 150
[10:15:21.863] <TB1> INFO: Test took 7389ms.
[10:15:21.918] <TB1> INFO: scanning low vcal = 160
[10:15:29.787] <TB1> INFO: Test took 7869ms.
[10:15:29.841] <TB1> INFO: scanning low vcal = 170
[10:15:37.552] <TB1> INFO: Test took 7711ms.
[10:15:37.608] <TB1> INFO: scanning low vcal = 180
[10:15:45.325] <TB1> INFO: Test took 7716ms.
[10:15:45.382] <TB1> INFO: scanning low vcal = 190
[10:15:53.272] <TB1> INFO: Test took 7890ms.
[10:15:53.327] <TB1> INFO: scanning low vcal = 200
[10:16:00.716] <TB1> INFO: Test took 7389ms.
[10:16:00.771] <TB1> INFO: scanning low vcal = 210
[10:16:08.595] <TB1> INFO: Test took 7824ms.
[10:16:08.650] <TB1> INFO: scanning low vcal = 220
[10:16:16.519] <TB1> INFO: Test took 7869ms.
[10:16:16.574] <TB1> INFO: scanning low vcal = 230
[10:16:24.354] <TB1> INFO: Test took 7780ms.
[10:16:24.409] <TB1> INFO: scanning low vcal = 240
[10:16:32.282] <TB1> INFO: Test took 7873ms.
[10:16:32.337] <TB1> INFO: scanning low vcal = 250
[10:16:39.920] <TB1> INFO: Test took 7583ms.
[10:16:39.979] <TB1> INFO: scanning high vcal = 30 (= 210 in low range)
[10:16:47.818] <TB1> INFO: Test took 7839ms.
[10:16:47.875] <TB1> INFO: scanning high vcal = 50 (= 350 in low range)
[10:16:55.608] <TB1> INFO: Test took 7733ms.
[10:16:55.663] <TB1> INFO: scanning high vcal = 70 (= 490 in low range)
[10:17:02.738] <TB1> INFO: Test took 7075ms.
[10:17:02.798] <TB1> INFO: scanning high vcal = 90 (= 630 in low range)
[10:17:10.759] <TB1> INFO: Test took 7961ms.
[10:17:10.814] <TB1> INFO: scanning high vcal = 200 (= 1400 in low range)
[10:17:18.500] <TB1> INFO: Test took 7686ms.
[10:17:18.993] <TB1> INFO: PixTestGainPedestal::measure() done
[10:17:49.335] <TB1> INFO: PixTestGainPedestal::fit() done
[10:17:49.335] <TB1> INFO: non-linearity mean: 0.955 0.956 0.963 0.954 0.959 0.954 0.956 0.959 0.955 0.954 0.959 0.959 0.957 0.959 0.960 0.956
[10:17:49.335] <TB1> INFO: non-linearity RMS: 0.005 0.006 0.005 0.006 0.005 0.006 0.006 0.005 0.005 0.005 0.007 0.006 0.005 0.006 0.005 0.006
[10:17:49.335] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C0.dat
[10:17:49.353] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C1.dat
[10:17:49.371] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C2.dat
[10:17:49.389] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C3.dat
[10:17:49.407] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C4.dat
[10:17:49.425] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C5.dat
[10:17:49.443] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C6.dat
[10:17:49.461] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C7.dat
[10:17:49.479] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C8.dat
[10:17:49.497] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C9.dat
[10:17:49.515] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C10.dat
[10:17:49.533] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C11.dat
[10:17:49.551] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C12.dat
[10:17:49.570] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C13.dat
[10:17:49.588] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C14.dat
[10:17:49.606] <TB1> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2065_FullQualification_2015-08-06_10h09m_1438848555//000_FulltestPxar_m20//phCalibrationFitErr35_C15.dat
[10:17:49.624] <TB1> INFO: PixTestGainPedestal::doTest() done, duration: 259 seconds
[10:17:49.630] <TB1> INFO: enter test to run
[10:17:49.631] <TB1> INFO: test: exit no parameter change
[10:17:50.057] <TB1> QUIET: Connection to board 153 closed.
[10:17:50.057] <TB1> INFO: pXar: this is the end, my friend
MoReWeb-v1.0.0-5-g82d9ff6 on branch psi46master