Test Date: 2015-08-05 10:47
Analysis date: 2016-05-26 00:02
Logfile
LogfileView
[08:55:06.524] <TB0> INFO: *** Welcome to pxar ***
[08:55:06.524] <TB0> INFO: *** Today: 2015/08/05
[08:55:06.524] <TB0> INFO: readRocDacs: /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C0.dat .. /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C15.dat
[08:55:06.525] <TB0> INFO: readTbmDacs: /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//tbmParameters_C0a.dat .. /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//tbmParameters_C0b.dat
[08:55:06.525] <TB0> INFO: readMaskFile: /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//defaultMaskFile.dat
[08:55:06.525] <TB0> INFO: readTrimFile: /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters_C0.dat .. /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters_C15.dat
[08:55:06.810] <TB0> INFO: clk: 4
[08:55:06.810] <TB0> INFO: ctr: 4
[08:55:06.810] <TB0> INFO: sda: 19
[08:55:06.810] <TB0> INFO: tin: 9
[08:55:06.811] <TB0> INFO: level: 15
[08:55:06.811] <TB0> INFO: triggerdelay: 0
[08:55:06.811] <TB0> QUIET: Instanciating API for pxar v2.2.5+88~g694c14c
[08:55:06.811] <TB0> INFO: Log level: INFO
[08:55:06.872] <TB0> INFO: Found DTB DTB_WWVASW
[08:55:06.901] <TB0> QUIET: Connection to board DTB_WWVASW opened.
[08:55:06.904] <TB0> INFO: DTB startup information
--- DTB info------------------------------------------
Board id: 126
HW version: DTB1.2
FW version: 4.0
SW version: 4.0
USB id: DTB_WWVASW
MAC address: 40D85511807E
Hostname: pixelDTB126
Comment:
------------------------------------------------------
[08:55:06.907] <TB0> INFO: RPC call hashes of host and DTB match: 447413373
[08:55:08.897] <TB0> INFO: DUT info:
[08:55:08.897] <TB0> INFO: The DUT currently contains the following objects:
[08:55:08.897] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[08:55:08.897] <TB0> INFO: TBM Core alpha (0): 7 registers set
[08:55:08.897] <TB0> INFO: TBM Core beta (1): 7 registers set
[08:55:08.897] <TB0> INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[08:55:08.897] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:08.897] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[08:55:09.298] <TB0> INFO: enter 'restricted' command line mode
[08:55:09.298] <TB0> INFO: enter test to run
[08:55:09.298] <TB0> INFO: test: pretest no parameter change
[08:55:09.298] <TB0> INFO: running: pretest
[08:55:09.304] <TB0> INFO: ######################################################################
[08:55:09.304] <TB0> INFO: PixTestPretest::doTest()
[08:55:09.304] <TB0> INFO: ######################################################################
[08:55:09.305] <TB0> INFO: ----------------------------------------------------------------------
[08:55:09.305] <TB0> INFO: PixTestPretest::programROC()
[08:55:09.305] <TB0> INFO: ----------------------------------------------------------------------
[08:55:27.319] <TB0> INFO: PixTestPretest::programROC() done: ROCs are all programmable
[08:55:27.319] <TB0> INFO: IA differences per ROC: 17.7 17.7 19.3 19.3 17.7 20.1 19.3 19.3 20.1 17.7 17.7 20.1 17.7 19.3 19.3 19.3
[08:55:27.374] <TB0> INFO: ----------------------------------------------------------------------
[08:55:27.374] <TB0> INFO: PixTestPretest::setVana() target Ia = 24 mA/ROC
[08:55:27.374] <TB0> INFO: ----------------------------------------------------------------------
[08:55:30.721] <TB0> INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[08:55:30.724] <TB0> INFO: ----------------------------------------------------------------------
[08:55:30.724] <TB0> INFO: PixTestPretest::findWorkingPixel()
[08:55:30.724] <TB0> INFO: ----------------------------------------------------------------------
[08:55:40.327] <TB0> INFO: Test took 9600ms.
[08:55:40.615] <TB0> INFO: Found working pixel in all ROCs: col/row = 12/22
[08:55:40.634] <TB0> INFO: ----------------------------------------------------------------------
[08:55:40.634] <TB0> INFO: PixTestPretest::setVthrCompCalDel()
[08:55:40.634] <TB0> INFO: ----------------------------------------------------------------------
[08:55:50.078] <TB0> INFO: Test took 9440ms.
[08:55:50.348] <TB0> INFO: PixTestPretest::setVthrCompCalDel() done
[08:55:50.348] <TB0> INFO: CalDel: 127 141 151 162 141 123 160 158 148 127 135 145 130 134 142 157
[08:55:50.348] <TB0> INFO: VthrComp: 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51
[08:55:50.350] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C0.dat
[08:55:50.350] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C1.dat
[08:55:50.350] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C2.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C3.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C4.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C5.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C6.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C7.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C8.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C9.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C10.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C11.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C12.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C13.dat
[08:55:50.351] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C14.dat
[08:55:50.352] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters_C15.dat
[08:55:50.352] <TB0> INFO: PixTestPretest::doTest() done, duration: 41 seconds
[08:55:50.439] <TB0> INFO: enter test to run
[08:55:50.439] <TB0> INFO: test: fulltest no parameter change
[08:55:50.439] <TB0> INFO: running: fulltest
[08:55:50.439] <TB0> INFO: ######################################################################
[08:55:50.439] <TB0> INFO: PixTestFullTest::doTest()
[08:55:50.439] <TB0> INFO: ######################################################################
[08:55:50.440] <TB0> INFO: ######################################################################
[08:55:50.440] <TB0> INFO: PixTestAlive::doTest()
[08:55:50.440] <TB0> INFO: ######################################################################
[08:55:50.442] <TB0> INFO: ----------------------------------------------------------------------
[08:55:50.442] <TB0> INFO: PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[08:55:50.442] <TB0> INFO: ----------------------------------------------------------------------
[08:55:54.384] <TB0> INFO: Test took 3941ms.
[08:55:54.402] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:55:54.611] <TB0> INFO: PixTestAlive::aliveTest() done
[08:55:54.611] <TB0> INFO: number of dead pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0
[08:55:54.612] <TB0> INFO: ----------------------------------------------------------------------
[08:55:54.612] <TB0> INFO: PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[08:55:54.612] <TB0> INFO: ----------------------------------------------------------------------
[08:55:57.658] <TB0> INFO: Test took 3045ms.
[08:55:57.661] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:55:57.662] <TB0> INFO: mask vs. old pixelAlive PixelAlive_C0_V0 .. PixelAlive_C15_V0
[08:55:57.872] <TB0> INFO: PixTestAlive::maskTest() done
[08:55:57.872] <TB0> INFO: number of mask-defect pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[08:55:57.873] <TB0> INFO: ----------------------------------------------------------------------
[08:55:57.874] <TB0> INFO: PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[08:55:57.874] <TB0> INFO: ----------------------------------------------------------------------
[08:56:01.885] <TB0> INFO: Test took 4011ms.
[08:56:01.910] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:56:02.123] <TB0> INFO: PixTestAlive::addressDecodingTest() done
[08:56:02.123] <TB0> INFO: number of address-decoding pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[08:56:02.123] <TB0> INFO: PixTestAlive::doTest() done, duration: 11 seconds
[08:56:02.131] <TB0> INFO: ######################################################################
[08:56:02.131] <TB0> INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[08:56:02.131] <TB0> INFO: ######################################################################
[08:56:02.133] <TB0> INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (30) hits flags = 2 (plus default)
[08:56:02.146] <TB0> INFO: dacScan step from 0 .. 29
[08:56:27.533] <TB0> INFO: Test took 25387ms.
[08:56:27.565] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:56:27.565] <TB0> INFO: dacScan step from 30 .. 59
[08:56:56.743] <TB0> INFO: Test took 29178ms.
[08:56:56.871] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:56:56.896] <TB0> INFO: dacScan step from 60 .. 89
[08:57:33.591] <TB0> INFO: Test took 36695ms.
[08:57:34.769] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:57:35.297] <TB0> INFO: dacScan step from 90 .. 119
[08:58:13.540] <TB0> INFO: Test took 38243ms.
[08:58:14.663] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:58:14.977] <TB0> INFO: dacScan step from 120 .. 149
[08:58:46.595] <TB0> INFO: Test took 31618ms.
[08:58:46.778] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[08:59:58.365] <TB0> INFO: PixTestBBMap::doTest() done, duration: 236 seconds
[08:59:58.365] <TB0> INFO: number of dead bumps (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2
[08:59:58.365] <TB0> INFO: separation cut (per ROC): 77 72 100 95 71 94 77 94 79 94 83 77 80 78 72 87
[08:59:58.616] <TB0> INFO: ######################################################################
[08:59:58.616] <TB0> INFO: PixTestScurves::fullTest() ntrig = 50
[08:59:58.616] <TB0> INFO: ######################################################################
[08:59:58.616] <TB0> INFO: ----------------------------------------------------------------------
[08:59:58.616] <TB0> INFO: PixTestScurves::scurves(Vcal), ntrig = 50
[08:59:58.616] <TB0> INFO: ----------------------------------------------------------------------
[08:59:58.616] <TB0> INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 0 .. 149 (4) hits flags = 16 (plus default)
[08:59:58.643] <TB0> INFO: dacScan step from 0 .. 3
[09:00:23.961] <TB0> INFO: Test took 25318ms.
[09:00:24.052] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:24.052] <TB0> INFO: dacScan step from 4 .. 7
[09:00:48.144] <TB0> INFO: Test took 24091ms.
[09:00:48.168] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:48.168] <TB0> INFO: dacScan step from 8 .. 11
[09:01:15.928] <TB0> INFO: Test took 27759ms.
[09:01:16.037] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:16.037] <TB0> INFO: dacScan step from 12 .. 15
[09:01:41.041] <TB0> INFO: Test took 25003ms.
[09:01:41.161] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:41.172] <TB0> INFO: dacScan step from 16 .. 19
[09:02:05.522] <TB0> INFO: Test took 24350ms.
[09:02:05.642] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:05.642] <TB0> INFO: dacScan step from 20 .. 23
[09:02:29.801] <TB0> INFO: Test took 24159ms.
[09:02:29.826] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:29.826] <TB0> INFO: dacScan step from 24 .. 27
[09:02:53.606] <TB0> INFO: Test took 23779ms.
[09:02:53.631] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:53.631] <TB0> INFO: dacScan step from 28 .. 31
[09:03:18.248] <TB0> INFO: Test took 24616ms.
[09:03:18.278] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:18.278] <TB0> INFO: dacScan step from 32 .. 35
[09:03:43.026] <TB0> INFO: Test took 24747ms.
[09:03:43.053] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:43.053] <TB0> INFO: dacScan step from 36 .. 39
[09:04:07.894] <TB0> INFO: Test took 24841ms.
[09:04:07.994] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:07.994] <TB0> INFO: dacScan step from 40 .. 43
[09:04:32.611] <TB0> INFO: Test took 24617ms.
[09:04:32.723] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.723] <TB0> INFO: dacScan step from 44 .. 47
[09:04:57.302] <TB0> INFO: Test took 24579ms.
[09:04:57.397] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:57.397] <TB0> INFO: dacScan step from 48 .. 51
[09:05:21.735] <TB0> INFO: Test took 24338ms.
[09:05:21.854] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:05:21.854] <TB0> INFO: dacScan step from 52 .. 55
[09:05:46.661] <TB0> INFO: Test took 24806ms.
[09:05:46.688] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:05:46.688] <TB0> INFO: dacScan step from 56 .. 59
[09:06:11.819] <TB0> INFO: Test took 25130ms.
[09:06:11.955] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:06:11.956] <TB0> INFO: dacScan step from 60 .. 63
[09:06:37.212] <TB0> INFO: Test took 25255ms.
[09:06:37.333] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:06:37.334] <TB0> INFO: dacScan step from 64 .. 67
[09:07:03.069] <TB0> INFO: Test took 25734ms.
[09:07:03.211] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:07:03.212] <TB0> INFO: dacScan step from 68 .. 71
[09:07:29.206] <TB0> INFO: Test took 25994ms.
[09:07:29.403] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:07:29.406] <TB0> INFO: dacScan step from 72 .. 75
[09:07:56.317] <TB0> INFO: Test took 26911ms.
[09:07:56.384] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:07:56.386] <TB0> INFO: dacScan step from 76 .. 79
[09:08:24.425] <TB0> INFO: Test took 28039ms.
[09:08:24.895] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:08:24.921] <TB0> INFO: dacScan step from 80 .. 83
[09:08:57.252] <TB0> INFO: Test took 32331ms.
[09:08:58.166] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:08:58.191] <TB0> INFO: dacScan step from 84 .. 87
[09:09:32.361] <TB0> INFO: Test took 34170ms.
[09:09:33.114] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:09:33.148] <TB0> INFO: dacScan step from 88 .. 91
[09:10:08.889] <TB0> INFO: Test took 35741ms.
[09:10:09.119] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:10:09.128] <TB0> INFO: dacScan step from 92 .. 95
[09:10:46.142] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:10:46.142] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:10:46.869] <TB0> INFO: Test took 37741ms.
[09:10:47.103] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:10:47.113] <TB0> INFO: dacScan step from 96 .. 99
[09:11:25.691] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:11:25.691] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:11:27.535] <TB0> INFO: Test took 40422ms.
[09:11:27.776] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:11:27.788] <TB0> INFO: dacScan step from 100 .. 103
[09:12:07.656] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:12:07.656] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:12:09.442] <TB0> INFO: Test took 41654ms.
[09:12:09.672] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:12:09.683] <TB0> INFO: dacScan step from 104 .. 107
[09:12:50.232] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:12:52.209] <TB0> INFO: Test took 42526ms.
[09:12:52.457] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:12:52.473] <TB0> INFO: dacScan step from 108 .. 111
[09:13:32.501] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:13:32.501] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:13:34.390] <TB0> INFO: Test took 41917ms.
[09:13:34.609] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:13:34.620] <TB0> INFO: dacScan step from 112 .. 115
[09:14:14.404] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (196) != TBM ID (8)

[09:14:14.404] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:14:14.404] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (9) != TBM ID (197)

[09:14:16.325] <TB0> INFO: Test took 41705ms.
[09:14:16.603] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:14:16.614] <TB0> INFO: dacScan step from 116 .. 119
[09:14:57.188] <TB0> INFO: Test took 40574ms.
[09:14:57.426] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:14:57.437] <TB0> INFO: dacScan step from 120 .. 123
[09:15:39.032] <TB0> INFO: Test took 41595ms.
[09:15:39.259] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:15:39.272] <TB0> INFO: dacScan step from 124 .. 127
[09:16:17.559] <TB0> INFO: Test took 38287ms.
[09:16:17.772] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:17.783] <TB0> INFO: dacScan step from 128 .. 131
[09:16:55.169] <TB0> INFO: Test took 37386ms.
[09:16:55.401] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:55.413] <TB0> INFO: dacScan step from 132 .. 135
[09:17:36.838] <TB0> INFO: Test took 41425ms.
[09:17:37.079] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:17:37.090] <TB0> INFO: dacScan step from 136 .. 139
[09:18:18.629] <TB0> INFO: Test took 41539ms.
[09:18:18.868] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:18:18.879] <TB0> INFO: dacScan step from 140 .. 143
[09:18:57.765] <TB0> INFO: Test took 38886ms.
[09:18:58.011] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:18:58.025] <TB0> INFO: dacScan step from 144 .. 147
[09:19:35.402] <TB0> INFO: Test took 37377ms.
[09:19:35.618] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:19:35.629] <TB0> INFO: dacScan step from 148 .. 149
[09:19:58.060] <TB0> INFO: Test took 22431ms.
[09:19:58.165] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:19:58.171] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:19:59.816] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:01.279] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:02.635] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:03.982] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:05.379] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:06.739] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:08.115] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:09.496] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:10.894] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:12.263] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:13.669] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:15.052] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:16.483] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:17.928] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:19.344] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[09:20:20.709] <TB0> INFO: PixTestScurves::scurves() done
[09:20:20.709] <TB0> INFO: Vcal mean: 87.61 83.35 91.78 93.54 81.02 89.17 88.37 90.20 80.90 93.33 80.23 85.02 82.67 84.34 67.30 89.30
[09:20:20.709] <TB0> INFO: Vcal RMS: 5.65 5.04 6.02 6.07 4.94 5.54 5.05 5.28 4.34 6.19 4.89 5.79 4.54 4.80 4.70 5.39
[09:20:20.709] <TB0> INFO: PixTestScurves::fullTest() done, duration: 1222 seconds
[09:20:20.781] <TB0> INFO: ######################################################################
[09:20:20.781] <TB0> INFO: PixTestTrim::doTest()
[09:20:20.781] <TB0> INFO: ######################################################################
[09:20:20.783] <TB0> INFO: ----------------------------------------------------------------------
[09:20:20.783] <TB0> INFO: PixTestTrim::trimTest() ntrig = 10, vcal = 35
[09:20:20.783] <TB0> INFO: ----------------------------------------------------------------------
[09:20:20.861] <TB0> INFO: ---> VthrComp thr map (minimal VthrComp)
[09:20:20.861] <TB0> INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[09:20:20.870] <TB0> INFO: dacScan step from 0 .. 19
[09:20:39.272] <TB0> INFO: Test took 18402ms.
[09:20:39.296] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:39.296] <TB0> INFO: dacScan step from 20 .. 39
[09:20:57.760] <TB0> INFO: Test took 18464ms.
[09:20:57.787] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:57.787] <TB0> INFO: dacScan step from 40 .. 59
[09:21:15.964] <TB0> INFO: Test took 18177ms.
[09:21:15.991] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:15.991] <TB0> INFO: dacScan step from 60 .. 79
[09:21:34.507] <TB0> INFO: Test took 18516ms.
[09:21:34.531] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:34.532] <TB0> INFO: dacScan step from 80 .. 99
[09:21:52.554] <TB0> INFO: Test took 18022ms.
[09:21:52.631] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:52.642] <TB0> INFO: dacScan step from 100 .. 119
[09:22:14.952] <TB0> INFO: Test took 22310ms.
[09:22:15.118] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:15.153] <TB0> INFO: dacScan step from 120 .. 139
[09:22:36.438] <TB0> INFO: Test took 21285ms.
[09:22:36.579] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:36.619] <TB0> INFO: dacScan step from 140 .. 159
[09:22:54.758] <TB0> INFO: Test took 18139ms.
[09:22:54.824] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:16.894] <TB0> INFO: ROC 0 VthrComp = 89
[09:23:16.895] <TB0> INFO: ROC 1 VthrComp = 85
[09:23:16.895] <TB0> INFO: ROC 2 VthrComp = 96
[09:23:16.895] <TB0> INFO: ROC 3 VthrComp = 98
[09:23:16.895] <TB0> INFO: ROC 4 VthrComp = 82
[09:23:16.895] <TB0> INFO: ROC 5 VthrComp = 93
[09:23:16.895] <TB0> INFO: ROC 6 VthrComp = 93
[09:23:16.895] <TB0> INFO: ROC 7 VthrComp = 96
[09:23:16.895] <TB0> INFO: ROC 8 VthrComp = 87
[09:23:16.895] <TB0> INFO: ROC 9 VthrComp = 95
[09:23:16.895] <TB0> INFO: ROC 10 VthrComp = 84
[09:23:16.895] <TB0> INFO: ROC 11 VthrComp = 86
[09:23:16.895] <TB0> INFO: ROC 12 VthrComp = 87
[09:23:16.895] <TB0> INFO: ROC 13 VthrComp = 89
[09:23:16.895] <TB0> INFO: ROC 14 VthrComp = 74
[09:23:16.895] <TB0> INFO: ROC 15 VthrComp = 94
[09:23:16.895] <TB0> INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:23:16.895] <TB0> INFO: ---> dac: vcal name: TrimThr1 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[09:23:16.905] <TB0> INFO: dacScan step from 0 .. 19
[09:23:33.524] <TB0> INFO: Test took 16619ms.
[09:23:33.543] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:33.543] <TB0> INFO: dacScan step from 20 .. 39
[09:23:50.744] <TB0> INFO: Test took 17202ms.
[09:23:50.780] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:50.783] <TB0> INFO: dacScan step from 40 .. 59
[09:24:14.916] <TB0> INFO: Test took 24133ms.
[09:24:15.056] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:15.087] <TB0> INFO: dacScan step from 60 .. 79
[09:24:42.171] <TB0> INFO: Test took 27084ms.
[09:24:42.323] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:42.365] <TB0> INFO: dacScan step from 80 .. 99
[09:25:09.028] <TB0> INFO: Test took 26663ms.
[09:25:09.189] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:09.228] <TB0> INFO: dacScan step from 100 .. 119
[09:25:35.904] <TB0> INFO: Test took 26676ms.
[09:25:36.081] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:36.126] <TB0> INFO: dacScan step from 120 .. 139
[09:26:02.603] <TB0> INFO: Test took 26477ms.
[09:26:02.758] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:02.801] <TB0> INFO: dacScan step from 140 .. 159
[09:26:28.715] <TB0> INFO: Test took 25914ms.
[09:26:28.873] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:54.231] <TB0> INFO: roc 0 with ID = 0 has maximal Vcal 61.1763 for pixel 3/79 mean/min/max = 46.6113/31.8679/61.3548
[09:26:54.232] <TB0> INFO: roc 1 with ID = 1 has maximal Vcal 60.3193 for pixel 10/37 mean/min/max = 46.1656/31.8912/60.4399
[09:26:54.232] <TB0> INFO: roc 2 with ID = 2 has maximal Vcal 60.897 for pixel 0/64 mean/min/max = 46.3282/31.6249/61.0316
[09:26:54.232] <TB0> INFO: roc 3 with ID = 3 has maximal Vcal 60.0331 for pixel 23/0 mean/min/max = 45.7978/31.3731/60.2225
[09:26:54.232] <TB0> INFO: roc 4 with ID = 4 has maximal Vcal 60.2369 for pixel 3/65 mean/min/max = 46.3272/32.3098/60.3445
[09:26:54.232] <TB0> INFO: roc 5 with ID = 5 has maximal Vcal 58.8973 for pixel 13/26 mean/min/max = 45.4326/31.6845/59.1807
[09:26:54.233] <TB0> INFO: roc 6 with ID = 6 has maximal Vcal 58.1339 for pixel 8/76 mean/min/max = 45.5229/32.8139/58.2319
[09:26:54.233] <TB0> INFO: roc 7 with ID = 7 has maximal Vcal 58.3122 for pixel 27/24 mean/min/max = 45.3548/32.3474/58.3621
[09:26:54.233] <TB0> INFO: roc 8 with ID = 8 has maximal Vcal 57.3333 for pixel 2/75 mean/min/max = 45.0058/32.5811/57.4305
[09:26:54.233] <TB0> INFO: roc 9 with ID = 9 has maximal Vcal 62.435 for pixel 5/7 mean/min/max = 46.5294/30.5779/62.4808
[09:26:54.234] <TB0> INFO: roc 10 with ID = 10 has maximal Vcal 58.278 for pixel 5/5 mean/min/max = 45.2557/32.0171/58.4943
[09:26:54.234] <TB0> INFO: roc 11 with ID = 11 has maximal Vcal 60.3108 for pixel 0/51 mean/min/max = 46.5073/32.5005/60.5141
[09:26:54.234] <TB0> INFO: roc 12 with ID = 12 has maximal Vcal 57.5833 for pixel 51/10 mean/min/max = 45.0379/32.4434/57.6325
[09:26:54.234] <TB0> INFO: roc 13 with ID = 13 has maximal Vcal 57.9744 for pixel 17/2 mean/min/max = 45.233/32.4041/58.0618
[09:26:54.235] <TB0> INFO: roc 14 with ID = 14 has maximal Vcal 56.4478 for pixel 10/47 mean/min/max = 45.6254/34.7795/56.4712
[09:26:54.235] <TB0> INFO: roc 15 with ID = 15 has maximal Vcal 59.1278 for pixel 49/68 mean/min/max = 45.6011/31.9675/59.2347
[09:26:54.235] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:29:05.130] <TB0> INFO: Test took 130895ms.
[09:29:06.551] <TB0> INFO: ---> dac: vcal name: TrimThr2 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[09:29:06.560] <TB0> INFO: dacScan step from 0 .. 19
[09:29:32.416] <TB0> INFO: Test took 25856ms.
[09:29:32.459] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:29:32.461] <TB0> INFO: dacScan step from 20 .. 39
[09:30:05.320] <TB0> INFO: Test took 32859ms.
[09:30:05.537] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:05.566] <TB0> INFO: dacScan step from 40 .. 59
[09:30:46.525] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (8) != Token Chain Length (4)

[09:30:46.525] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (169) != TBM ID (170)

[09:30:46.525] <TB0> WARNING: Channel 3 ROC 1: Readback start marker after 15 readouts!

[09:30:46.525] <TB0> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[09:30:46.525] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:30:48.246] <TB0> INFO: Test took 42680ms.
[09:30:48.543] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:48.591] <TB0> INFO: dacScan step from 60 .. 79
[09:31:31.657] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (197) != TBM ID (8)

[09:31:31.657] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:31:31.657] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (9) != TBM ID (198)

[09:31:33.354] <TB0> INFO: Test took 44763ms.
[09:31:33.614] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:31:33.660] <TB0> INFO: dacScan step from 80 .. 99
[09:32:15.894] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:32:15.894] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:32:17.361] <TB0> INFO: Test took 43701ms.
[09:32:17.621] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:32:17.665] <TB0> INFO: dacScan step from 100 .. 119
[09:32:57.485] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:32:57.485] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:32:59.325] <TB0> INFO: Test took 41660ms.
[09:32:59.583] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:32:59.628] <TB0> INFO: dacScan step from 120 .. 139
[09:33:42.581] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:33:42.581] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:33:44.198] <TB0> INFO: Test took 44570ms.
[09:33:44.483] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:33:44.538] <TB0> INFO: dacScan step from 140 .. 159
[09:34:25.196] <TB0> INFO: Test took 40658ms.
[09:34:25.475] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:34:25.524] <TB0> INFO: dacScan step from 160 .. 179
[09:35:03.000] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:35:04.370] <TB0> INFO: Test took 38846ms.
[09:35:04.635] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:35:04.685] <TB0> INFO: dacScan step from 180 .. 199
[09:35:45.309] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:35:46.583] <TB0> INFO: Test took 41898ms.
[09:35:46.846] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:12.150] <TB0> INFO: ---> TrimStepCorr4 extremal thresholds: 0.100922 .. 255.000000
[09:36:12.235] <TB0> INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 4 dacrange: 0 .. 255 (20) hits flags = 16 (plus default)
[09:36:12.245] <TB0> INFO: dacScan step from 0 .. 19
[09:36:28.080] <TB0> INFO: Test took 15835ms.
[09:36:28.099] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:28.099] <TB0> INFO: dacScan step from 20 .. 39
[09:36:44.621] <TB0> INFO: Test took 16522ms.
[09:36:44.701] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:44.716] <TB0> INFO: dacScan step from 40 .. 59
[09:37:06.484] <TB0> INFO: Test took 21768ms.
[09:37:06.640] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:06.692] <TB0> INFO: dacScan step from 60 .. 79
[09:37:28.463] <TB0> INFO: Test took 21771ms.
[09:37:28.606] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:28.659] <TB0> INFO: dacScan step from 80 .. 99
[09:37:48.572] <TB0> INFO: Test took 19913ms.
[09:37:48.725] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:48.774] <TB0> INFO: dacScan step from 100 .. 119
[09:38:11.588] <TB0> INFO: Test took 22814ms.
[09:38:11.723] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:38:11.767] <TB0> INFO: dacScan step from 120 .. 139
[09:38:34.135] <TB0> INFO: Test took 22367ms.
[09:38:34.275] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:38:34.322] <TB0> INFO: dacScan step from 140 .. 159
[09:38:54.305] <TB0> INFO: Test took 19983ms.
[09:38:54.448] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:38:54.498] <TB0> INFO: dacScan step from 160 .. 179
[09:39:17.492] <TB0> INFO: Test took 22994ms.
[09:39:17.628] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:17.680] <TB0> INFO: dacScan step from 180 .. 199
[09:39:41.831] <TB0> INFO: Test took 24150ms.
[09:39:41.980] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:42.032] <TB0> INFO: dacScan step from 200 .. 219
[09:40:04.647] <TB0> INFO: Test took 22615ms.
[09:40:04.805] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:04.856] <TB0> INFO: dacScan step from 220 .. 239
[09:40:27.484] <TB0> INFO: Test took 22628ms.
[09:40:27.618] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:27.666] <TB0> INFO: dacScan step from 240 .. 255
[09:40:46.761] <TB0> INFO: Test took 19095ms.
[09:40:46.883] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:17.597] <TB0> INFO: ---> TrimStepCorr2 extremal thresholds: 0.266198 .. 45.117665
[09:41:17.671] <TB0> INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 4 dacrange: 0 .. 55 (20) hits flags = 16 (plus default)
[09:41:17.680] <TB0> INFO: dacScan step from 0 .. 19
[09:41:33.812] <TB0> INFO: Test took 16132ms.
[09:41:33.831] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:33.831] <TB0> INFO: dacScan step from 20 .. 39
[09:41:51.979] <TB0> INFO: Test took 18148ms.
[09:41:52.055] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:52.071] <TB0> INFO: dacScan step from 40 .. 55
[09:42:11.107] <TB0> INFO: Test took 19035ms.
[09:42:11.223] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:27.187] <TB0> INFO: ---> TrimStepCorr1a extremal thresholds: 15.392483 .. 42.799470
[09:42:27.275] <TB0> INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 4 dacrange: 5 .. 52 (20) hits flags = 16 (plus default)
[09:42:27.284] <TB0> INFO: dacScan step from 5 .. 24
[09:42:43.264] <TB0> INFO: Test took 15980ms.
[09:42:43.282] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:43.282] <TB0> INFO: dacScan step from 25 .. 44
[09:43:02.905] <TB0> INFO: Test took 19623ms.
[09:43:03.022] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:03.051] <TB0> INFO: dacScan step from 45 .. 52
[09:43:13.989] <TB0> INFO: Test took 10937ms.
[09:43:14.060] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:28.785] <TB0> INFO: ---> TrimStepCorr1b extremal thresholds: 1.670326 .. 42.622713
[09:43:28.864] <TB0> INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 4 dacrange: 1 .. 52 (20) hits flags = 16 (plus default)
[09:43:28.873] <TB0> INFO: dacScan step from 1 .. 20
[09:43:43.247] <TB0> INFO: Test took 14374ms.
[09:43:43.265] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:43.265] <TB0> INFO: dacScan step from 21 .. 40
[09:44:00.034] <TB0> INFO: Test took 16769ms.
[09:44:00.115] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:00.134] <TB0> INFO: dacScan step from 41 .. 52
[09:44:13.004] <TB0> INFO: Test took 12870ms.
[09:44:13.117] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:28.600] <TB0> INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:44:28.600] <TB0> INFO: ---> dac: vcal name: TrimThrFinal ntrig: 10 dacrange: 15 .. 55 (20) hits flags = 16 (plus default)
[09:44:28.610] <TB0> INFO: dacScan step from 15 .. 34
[09:44:58.463] <TB0> INFO: Test took 29854ms.
[09:44:58.527] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:58.536] <TB0> INFO: dacScan step from 35 .. 54
[09:45:42.958] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (209) != TBM ID (8)

[09:45:42.959] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:45:42.959] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (9) != TBM ID (210)

[09:45:44.059] <TB0> INFO: Test took 45523ms.
[09:45:44.370] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:44.418] <TB0> INFO: dacScan step from 55 .. 55
[09:45:49.441] <TB0> INFO: Test took 5023ms.
[09:45:49.458] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:02.565] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C0.dat
[09:46:02.565] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C1.dat
[09:46:02.565] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C2.dat
[09:46:02.566] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C3.dat
[09:46:02.566] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C4.dat
[09:46:02.566] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C5.dat
[09:46:02.566] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C6.dat
[09:46:02.566] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C7.dat
[09:46:02.567] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C8.dat
[09:46:02.567] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C9.dat
[09:46:02.567] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C10.dat
[09:46:02.567] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C11.dat
[09:46:02.568] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C12.dat
[09:46:02.568] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C13.dat
[09:46:02.568] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C14.dat
[09:46:02.568] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C15.dat
[09:46:02.569] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C0.dat
[09:46:02.579] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C1.dat
[09:46:02.586] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C2.dat
[09:46:02.593] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C3.dat
[09:46:02.600] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C4.dat
[09:46:02.607] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C5.dat
[09:46:02.613] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C6.dat
[09:46:02.620] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C7.dat
[09:46:02.626] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C8.dat
[09:46:02.633] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C9.dat
[09:46:02.639] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C10.dat
[09:46:02.646] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C11.dat
[09:46:02.653] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C12.dat
[09:46:02.660] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C13.dat
[09:46:02.667] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C14.dat
[09:46:02.674] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//trimParameters35_C15.dat
[09:46:02.680] <TB0> INFO: PixTestTrim::trimTest() done
[09:46:02.680] <TB0> INFO: vtrim: 127 111 115 124 109 106 99 104 116 124 99 103 91 111 95 109
[09:46:02.680] <TB0> INFO: vthrcomp: 89 85 96 98 82 93 93 96 87 95 84 86 87 89 74 94
[09:46:02.680] <TB0> INFO: vcal mean: 35.04 35.12 35.06 35.06 34.94 35.02 35.05 35.06 35.01 35.01 35.05 35.02 35.06 35.03 35.03 35.04
[09:46:02.680] <TB0> INFO: vcal RMS: 1.02 1.06 1.00 1.06 1.06 1.08 1.03 1.08 1.02 1.08 1.03 1.27 0.98 1.02 0.95 1.01
[09:46:02.680] <TB0> INFO: bits mean: 9.78 9.74 9.48 10.10 9.57 9.99 9.92 9.83 9.94 9.77 9.95 9.01 9.56 9.96 9.64 9.86
[09:46:02.680] <TB0> INFO: bits RMS: 2.52 2.55 2.73 2.48 2.58 2.50 2.40 2.53 2.45 2.65 2.50 2.76 2.62 2.42 2.28 2.51
[09:46:02.686] <TB0> INFO: ----------------------------------------------------------------------
[09:46:02.686] <TB0> INFO: PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[09:46:02.686] <TB0> INFO: ----------------------------------------------------------------------
[09:46:02.688] <TB0> INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[09:46:02.697] <TB0> INFO: dacScan step from 0 .. 19
[09:46:31.803] <TB0> INFO: Test took 29106ms.
[09:46:31.837] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:31.837] <TB0> INFO: dacScan step from 20 .. 39
[09:47:01.081] <TB0> INFO: Test took 29244ms.
[09:47:01.117] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:47:01.117] <TB0> INFO: dacScan step from 40 .. 59
[09:47:30.406] <TB0> INFO: Test took 29289ms.
[09:47:30.438] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:47:30.438] <TB0> INFO: dacScan step from 60 .. 79
[09:48:00.024] <TB0> INFO: Test took 29585ms.
[09:48:00.064] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:48:00.064] <TB0> INFO: dacScan step from 80 .. 99
[09:48:27.507] <TB0> INFO: Test took 27443ms.
[09:48:27.594] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:48:27.598] <TB0> INFO: dacScan step from 100 .. 119
[09:49:04.691] <TB0> INFO: Test took 37093ms.
[09:49:04.900] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:04.923] <TB0> INFO: dacScan step from 120 .. 139
[09:49:44.205] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (8) != Token Chain Length (4)

[09:49:44.205] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (213) != TBM ID (214)

[09:49:44.205] <TB0> WARNING: Channel 3 ROC 1: Readback start marker after 15 readouts!

[09:49:44.205] <TB0> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[09:49:44.205] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:49:45.942] <TB0> INFO: Test took 41019ms.
[09:49:46.229] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:46.272] <TB0> INFO: dacScan step from 140 .. 159
[09:50:30.070] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[09:50:30.070] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[09:50:31.763] <TB0> INFO: Test took 45491ms.
[09:50:32.049] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:50:32.092] <TB0> INFO: dacScan step from 160 .. 179
[09:51:17.578] <TB0> INFO: Test took 45485ms.
[09:51:17.857] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:51:17.900] <TB0> INFO: dacScan step from 180 .. 199
[09:52:04.307] <TB0> INFO: Test took 46407ms.
[09:52:04.570] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:31.948] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 158 (20) hits flags = 16 (plus default)
[09:52:31.957] <TB0> INFO: dacScan step from 0 .. 19
[09:52:57.760] <TB0> INFO: Test took 25803ms.
[09:52:57.795] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:57.795] <TB0> INFO: dacScan step from 20 .. 39
[09:53:24.281] <TB0> INFO: Test took 26486ms.
[09:53:24.316] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:53:24.316] <TB0> INFO: dacScan step from 40 .. 59
[09:53:51.724] <TB0> INFO: Test took 27408ms.
[09:53:51.758] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:53:51.758] <TB0> INFO: dacScan step from 60 .. 79
[09:54:21.198] <TB0> INFO: Test took 29440ms.
[09:54:21.240] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:21.240] <TB0> INFO: dacScan step from 80 .. 99
[09:54:53.438] <TB0> INFO: Test took 32198ms.
[09:54:53.555] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:53.564] <TB0> INFO: dacScan step from 100 .. 119
[09:55:33.180] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[09:55:33.296] <TB0> INFO: Test took 39732ms.
[09:55:33.569] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:55:33.607] <TB0> INFO: dacScan step from 120 .. 139
[09:56:17.063] <TB0> INFO: Test took 43456ms.
[09:56:17.336] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:56:17.378] <TB0> INFO: dacScan step from 140 .. 158
[09:56:55.813] <TB0> INFO: Test took 38435ms.
[09:56:56.067] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:18.517] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 147 (20) hits flags = 16 (plus default)
[09:57:18.525] <TB0> INFO: dacScan step from 0 .. 19
[09:57:46.633] <TB0> INFO: Test took 28107ms.
[09:57:46.667] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:46.667] <TB0> INFO: dacScan step from 20 .. 39
[09:58:15.680] <TB0> INFO: Test took 29013ms.
[09:58:15.716] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:58:15.716] <TB0> INFO: dacScan step from 40 .. 59
[09:58:42.560] <TB0> INFO: Test took 26844ms.
[09:58:42.592] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:58:42.592] <TB0> INFO: dacScan step from 60 .. 79
[09:59:12.232] <TB0> INFO: Test took 29640ms.
[09:59:12.273] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:59:12.273] <TB0> INFO: dacScan step from 80 .. 99
[09:59:45.259] <TB0> INFO: Test took 32985ms.
[09:59:45.379] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[09:59:45.389] <TB0> INFO: dacScan step from 100 .. 119
[10:00:26.581] <TB0> INFO: Test took 41192ms.
[10:00:26.842] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:00:26.875] <TB0> INFO: dacScan step from 120 .. 139
[10:01:06.487] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[10:01:06.487] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[10:01:08.252] <TB0> INFO: Test took 41377ms.
[10:01:08.522] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:01:08.566] <TB0> INFO: dacScan step from 140 .. 147
[10:01:25.804] <TB0> INFO: Test took 17238ms.
[10:01:25.907] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:01:46.166] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 147 (20) hits flags = 16 (plus default)
[10:01:46.175] <TB0> INFO: dacScan step from 0 .. 19
[10:02:14.256] <TB0> INFO: Test took 28081ms.
[10:02:14.288] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:02:14.288] <TB0> INFO: dacScan step from 20 .. 39
[10:02:43.369] <TB0> INFO: Test took 29081ms.
[10:02:43.407] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:02:43.407] <TB0> INFO: dacScan step from 40 .. 59
[10:03:12.814] <TB0> INFO: Test took 29407ms.
[10:03:12.847] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:12.847] <TB0> INFO: dacScan step from 60 .. 79
[10:03:42.250] <TB0> INFO: Test took 29403ms.
[10:03:42.291] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:42.291] <TB0> INFO: dacScan step from 80 .. 99
[10:04:14.832] <TB0> INFO: Test took 32541ms.
[10:04:14.967] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:04:14.980] <TB0> INFO: dacScan step from 100 .. 119
[10:04:58.253] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[10:04:58.463] <TB0> INFO: Test took 43482ms.
[10:04:58.724] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:04:58.758] <TB0> INFO: dacScan step from 120 .. 139
[10:05:43.004] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[10:05:43.004] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[10:05:45.145] <TB0> INFO: Test took 46386ms.
[10:05:45.402] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:05:45.444] <TB0> INFO: dacScan step from 140 .. 147
[10:06:05.642] <TB0> INFO: Test took 20198ms.
[10:06:05.755] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:06:27.200] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 146 (20) hits flags = 16 (plus default)
[10:06:27.208] <TB0> INFO: dacScan step from 0 .. 19
[10:06:56.465] <TB0> INFO: Test took 29257ms.
[10:06:56.498] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:06:56.498] <TB0> INFO: dacScan step from 20 .. 39
[10:07:25.628] <TB0> INFO: Test took 29130ms.
[10:07:25.666] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:25.666] <TB0> INFO: dacScan step from 40 .. 59
[10:07:55.225] <TB0> INFO: Test took 29559ms.
[10:07:55.258] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:55.258] <TB0> INFO: dacScan step from 60 .. 79
[10:08:24.754] <TB0> INFO: Test took 29496ms.
[10:08:24.797] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:08:24.797] <TB0> INFO: dacScan step from 80 .. 99
[10:08:57.375] <TB0> INFO: Test took 32578ms.
[10:08:57.507] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:08:57.518] <TB0> INFO: dacScan step from 100 .. 119
[10:09:36.135] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (78) != TBM ID (8)

[10:09:36.135] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (1) != Token Chain Length (4)

[10:09:36.135] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (9) != TBM ID (79)

[10:09:36.135] <TB0> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[10:09:36.135] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[10:09:36.547] <TB0> INFO: Test took 39029ms.
[10:09:36.812] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:09:36.848] <TB0> INFO: dacScan step from 120 .. 139
[10:10:22.341] <TB0> INFO: Test took 45493ms.
[10:10:22.600] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:10:22.642] <TB0> INFO: dacScan step from 140 .. 146
[10:10:40.106] <TB0> INFO: Test took 17464ms.
[10:10:40.199] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:11:00.562] <TB0> INFO: PixTestTrim::trimBitTest() done
[10:11:00.563] <TB0> INFO: PixTestTrim::doTest() done, duration: 3039 seconds
[10:11:01.222] <TB0> INFO: ######################################################################
[10:11:01.222] <TB0> INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:11:01.222] <TB0> INFO: ######################################################################
[10:11:05.210] <TB0> INFO: Test took 3986ms.
[10:11:05.230] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:11:09.465] <TB0> INFO: Test took 4040ms.
[10:11:09.538] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:11:13.622] <TB0> INFO: Test took 4075ms.
[10:11:13.689] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[10:11:13.695] <TB0> INFO: The DUT currently contains the following objects:
[10:11:13.695] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:13.695] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:13.695] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:13.695] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:13.695] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.695] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.696] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.696] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.696] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.696] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.696] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:13.696] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.810] <TB0> INFO: Test took 1114ms.
[10:11:14.811] <TB0> INFO: The DUT currently contains the following objects:
[10:11:14.811] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:14.811] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:14.811] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:14.811] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:14.811] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:14.811] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.956] <TB0> INFO: Test took 1145ms.
[10:11:15.957] <TB0> INFO: The DUT currently contains the following objects:
[10:11:15.957] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:15.957] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:15.957] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:15.957] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:15.957] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:15.958] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.100] <TB0> INFO: Test took 1142ms.
[10:11:17.101] <TB0> INFO: The DUT currently contains the following objects:
[10:11:17.101] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:17.101] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:17.101] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:17.101] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:17.102] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:17.102] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.261] <TB0> INFO: Test took 1159ms.
[10:11:18.262] <TB0> INFO: The DUT currently contains the following objects:
[10:11:18.262] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:18.262] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:18.262] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:18.262] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:18.262] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:18.262] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.407] <TB0> INFO: Test took 1145ms.
[10:11:19.408] <TB0> INFO: The DUT currently contains the following objects:
[10:11:19.408] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:19.408] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:19.408] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:19.408] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:19.408] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:19.408] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.520] <TB0> INFO: Test took 1112ms.
[10:11:20.522] <TB0> INFO: The DUT currently contains the following objects:
[10:11:20.522] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:20.522] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:20.522] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:20.522] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:20.522] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.522] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.522] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.522] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.522] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.522] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:20.523] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.634] <TB0> INFO: Test took 1111ms.
[10:11:21.635] <TB0> INFO: The DUT currently contains the following objects:
[10:11:21.649] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:21.649] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:21.649] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:21.649] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:21.649] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.649] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.650] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.650] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.650] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.650] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.650] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:21.650] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.810] <TB0> INFO: Test took 1160ms.
[10:11:22.811] <TB0> INFO: The DUT currently contains the following objects:
[10:11:22.811] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:22.812] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:22.812] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:22.812] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:22.812] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:22.812] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.940] <TB0> INFO: Test took 1128ms.
[10:11:23.941] <TB0> INFO: The DUT currently contains the following objects:
[10:11:23.941] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:23.941] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:23.941] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:23.941] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:23.941] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:23.941] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.100] <TB0> INFO: Test took 1159ms.
[10:11:25.102] <TB0> INFO: The DUT currently contains the following objects:
[10:11:25.102] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:25.102] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:25.102] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:25.102] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:25.102] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:25.102] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.261] <TB0> INFO: Test took 1159ms.
[10:11:26.262] <TB0> INFO: The DUT currently contains the following objects:
[10:11:26.262] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:26.262] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:26.262] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:26.262] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:26.262] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:26.262] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.374] <TB0> INFO: Test took 1112ms.
[10:11:27.375] <TB0> INFO: The DUT currently contains the following objects:
[10:11:27.375] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:27.375] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:27.375] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:27.375] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:27.376] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:27.376] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.504] <TB0> INFO: Test took 1128ms.
[10:11:28.505] <TB0> INFO: The DUT currently contains the following objects:
[10:11:28.506] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:28.506] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:28.506] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:28.506] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:28.506] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:28.506] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.649] <TB0> INFO: Test took 1143ms.
[10:11:29.651] <TB0> INFO: The DUT currently contains the following objects:
[10:11:29.651] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:29.651] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:29.651] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:29.651] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:29.651] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:29.651] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.763] <TB0> INFO: Test took 1112ms.
[10:11:30.764] <TB0> INFO: The DUT currently contains the following objects:
[10:11:30.764] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[10:11:30.764] <TB0> INFO: TBM Core alpha (0): 7 registers set
[10:11:30.764] <TB0> INFO: TBM Core beta (1): 7 registers set
[10:11:30.764] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[10:11:30.764] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.764] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.764] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.764] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.764] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:30.765] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[10:11:31.889] <TB0> INFO: Test took 1124ms.
[10:11:31.892] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:16:37.747] <TB0> INFO: Test took 305855ms.
[10:16:39.192] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:01.805] <TB0> INFO: Test took 322613ms.
[10:22:03.389] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.396] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.403] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.410] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.416] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.423] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.430] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.436] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.443] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.450] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.457] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.463] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.470] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.477] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.483] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.490] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[10:22:03.497] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[10:22:03.503] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[10:22:03.526] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C0.dat
[10:22:03.526] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C1.dat
[10:22:03.526] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C2.dat
[10:22:03.526] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C3.dat
[10:22:03.526] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C4.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C5.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C6.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C7.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C8.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C9.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C10.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C11.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C12.dat
[10:22:03.527] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C13.dat
[10:22:03.528] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C14.dat
[10:22:03.528] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//dacParameters35_C15.dat
[10:22:07.668] <TB0> INFO: Test took 4139ms.
[10:22:12.019] <TB0> INFO: Test took 4070ms.
[10:22:16.461] <TB0> INFO: Test took 4173ms.
[10:22:16.741] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:17.716] <TB0> INFO: Test took 975ms.
[10:22:17.719] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:18.866] <TB0> INFO: Test took 1147ms.
[10:22:18.868] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:19.995] <TB0> INFO: Test took 1127ms.
[10:22:19.997] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:21.141] <TB0> INFO: Test took 1144ms.
[10:22:21.143] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:22.266] <TB0> INFO: Test took 1123ms.
[10:22:22.268] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:23.424] <TB0> INFO: Test took 1157ms.
[10:22:23.426] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:24.533] <TB0> INFO: Test took 1107ms.
[10:22:24.534] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:25.640] <TB0> INFO: Test took 1106ms.
[10:22:25.642] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:26.779] <TB0> INFO: Test took 1137ms.
[10:22:26.780] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:27.886] <TB0> INFO: Test took 1106ms.
[10:22:27.888] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:28.994] <TB0> INFO: Test took 1106ms.
[10:22:28.996] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:30.102] <TB0> INFO: Test took 1106ms.
[10:22:30.104] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:31.210] <TB0> INFO: Test took 1106ms.
[10:22:31.212] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:32.318] <TB0> INFO: Test took 1106ms.
[10:22:32.320] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:33.441] <TB0> INFO: Test took 1121ms.
[10:22:33.443] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:34.551] <TB0> INFO: Test took 1108ms.
[10:22:34.553] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:35.692] <TB0> INFO: Test took 1140ms.
[10:22:35.694] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:36.804] <TB0> INFO: Test took 1110ms.
[10:22:36.806] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:37.930] <TB0> INFO: Test took 1124ms.
[10:22:37.932] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:39.039] <TB0> INFO: Test took 1107ms.
[10:22:39.041] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:40.164] <TB0> INFO: Test took 1123ms.
[10:22:40.166] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:41.303] <TB0> INFO: Test took 1137ms.
[10:22:41.305] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:42.427] <TB0> INFO: Test took 1122ms.
[10:22:42.428] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:43.567] <TB0> INFO: Test took 1139ms.
[10:22:43.569] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:44.709] <TB0> INFO: Test took 1140ms.
[10:22:44.711] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:45.837] <TB0> INFO: Test took 1126ms.
[10:22:45.839] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:46.963] <TB0> INFO: Test took 1124ms.
[10:22:46.965] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:48.089] <TB0> INFO: Test took 1124ms.
[10:22:48.090] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:49.198] <TB0> INFO: Test took 1108ms.
[10:22:49.200] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:50.337] <TB0> INFO: Test took 1138ms.
[10:22:50.339] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:51.446] <TB0> INFO: Test took 1107ms.
[10:22:51.448] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:22:52.586] <TB0> INFO: Test took 1138ms.
[10:22:53.104] <TB0> INFO: PixTestPhOptimization::doTest() done, duration: 711 seconds
[10:22:53.104] <TB0> INFO: PH scale (per ROC): 88 77 83 78 81 76 80 89 86 79 87 78 92 81 91 94
[10:22:53.104] <TB0> INFO: PH offset (per ROC): 158 161 159 161 151 159 157 160 157 171 165 159 147 157 144 147
[10:22:53.276] <TB0> INFO: ######################################################################
[10:22:53.276] <TB0> INFO: PixTestGainPedestal::fullTest() ntrig = 10
[10:22:53.276] <TB0> INFO: ######################################################################
[10:22:53.286] <TB0> INFO: scanning low vcal = 10
[10:22:57.328] <TB0> INFO: Test took 4042ms.
[10:22:57.330] <TB0> INFO: scanning low vcal = 20
[10:23:01.432] <TB0> INFO: Test took 4102ms.
[10:23:01.435] <TB0> INFO: scanning low vcal = 30
[10:23:05.477] <TB0> INFO: Test took 4042ms.
[10:23:05.485] <TB0> INFO: scanning low vcal = 40
[10:23:10.245] <TB0> INFO: Test took 4759ms.
[10:23:10.304] <TB0> INFO: scanning low vcal = 50
[10:23:14.979] <TB0> INFO: Test took 4675ms.
[10:23:15.037] <TB0> INFO: scanning low vcal = 60
[10:23:19.633] <TB0> INFO: Test took 4596ms.
[10:23:19.688] <TB0> INFO: scanning low vcal = 70
[10:23:24.286] <TB0> INFO: Test took 4598ms.
[10:23:24.356] <TB0> INFO: scanning low vcal = 80
[10:23:29.308] <TB0> INFO: Test took 4952ms.
[10:23:29.368] <TB0> INFO: scanning low vcal = 90
[10:23:34.244] <TB0> INFO: Test took 4876ms.
[10:23:34.333] <TB0> INFO: scanning low vcal = 100
[10:23:38.894] <TB0> INFO: Test took 4560ms.
[10:23:38.974] <TB0> INFO: scanning low vcal = 110
[10:23:43.488] <TB0> INFO: Test took 4514ms.
[10:23:43.575] <TB0> INFO: scanning low vcal = 120
[10:23:48.662] <TB0> INFO: Test took 5087ms.
[10:23:48.720] <TB0> INFO: scanning low vcal = 130
[10:23:53.594] <TB0> INFO: Test took 4874ms.
[10:23:53.659] <TB0> INFO: scanning low vcal = 140
[10:23:58.764] <TB0> INFO: Test took 5105ms.
[10:23:58.831] <TB0> INFO: scanning low vcal = 150
[10:24:03.916] <TB0> INFO: Test took 5085ms.
[10:24:04.008] <TB0> INFO: scanning low vcal = 160
[10:24:09.101] <TB0> INFO: Test took 5093ms.
[10:24:09.160] <TB0> INFO: scanning low vcal = 170
[10:24:14.133] <TB0> INFO: Test took 4973ms.
[10:24:14.217] <TB0> INFO: scanning low vcal = 180
[10:24:19.403] <TB0> INFO: Test took 5186ms.
[10:24:19.475] <TB0> INFO: scanning low vcal = 190
[10:24:24.538] <TB0> INFO: Test took 5063ms.
[10:24:24.620] <TB0> INFO: scanning low vcal = 200
[10:24:29.656] <TB0> INFO: Test took 5036ms.
[10:24:29.716] <TB0> INFO: scanning low vcal = 210
[10:24:34.666] <TB0> INFO: Test took 4950ms.
[10:24:34.727] <TB0> INFO: scanning low vcal = 220
[10:24:39.764] <TB0> INFO: Test took 5037ms.
[10:24:39.825] <TB0> INFO: scanning low vcal = 230
[10:24:44.742] <TB0> INFO: Test took 4917ms.
[10:24:44.807] <TB0> INFO: scanning low vcal = 240
[10:24:49.819] <TB0> INFO: Test took 5013ms.
[10:24:49.894] <TB0> INFO: scanning low vcal = 250
[10:24:54.762] <TB0> INFO: Test took 4868ms.
[10:24:54.827] <TB0> INFO: scanning high vcal = 30 (= 210 in low range)
[10:24:59.817] <TB0> INFO: Test took 4991ms.
[10:24:59.878] <TB0> INFO: scanning high vcal = 50 (= 350 in low range)
[10:25:04.406] <TB0> INFO: Test took 4528ms.
[10:25:04.462] <TB0> INFO: scanning high vcal = 70 (= 490 in low range)
[10:25:09.031] <TB0> INFO: Test took 4569ms.
[10:25:09.085] <TB0> INFO: scanning high vcal = 90 (= 630 in low range)
[10:25:13.763] <TB0> INFO: Test took 4678ms.
[10:25:13.818] <TB0> INFO: scanning high vcal = 200 (= 1400 in low range)
[10:25:18.377] <TB0> INFO: Test took 4559ms.
[10:25:18.904] <TB0> INFO: PixTestGainPedestal::measure() done
[10:25:50.114] <TB0> INFO: PixTestGainPedestal::fit() done
[10:25:50.114] <TB0> INFO: non-linearity mean: 0.957 0.960 0.957 0.957 0.958 0.950 0.961 0.958 0.944 0.956 0.954 0.960 0.956 0.956 0.962 0.957
[10:25:50.114] <TB0> INFO: non-linearity RMS: 0.006 0.005 0.006 0.006 0.005 0.007 0.006 0.006 0.008 0.007 0.005 0.006 0.006 0.006 0.005 0.006
[10:25:50.115] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C0.dat
[10:25:50.133] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C1.dat
[10:25:50.151] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C2.dat
[10:25:50.169] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C3.dat
[10:25:50.187] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C4.dat
[10:25:50.205] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C5.dat
[10:25:50.224] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C6.dat
[10:25:50.242] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C7.dat
[10:25:50.260] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C8.dat
[10:25:50.289] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C9.dat
[10:25:50.309] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C10.dat
[10:25:50.328] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C11.dat
[10:25:50.346] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C12.dat
[10:25:50.364] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C13.dat
[10:25:50.382] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C14.dat
[10:25:50.401] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2056_FullQualification_2015-08-05_10h47m_1438764466//000_FulltestPxar_m20//phCalibrationFitErr35_C15.dat
[10:25:50.419] <TB0> INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[10:25:50.425] <TB0> INFO: enter test to run
[10:25:50.425] <TB0> INFO: test: exit no parameter change
[10:25:50.827] <TB0> QUIET: Connection to board 126 closed.
[10:25:50.842] <TB0> INFO: pXar: this is the end, my friend
MoReWeb-v1.0.0-5-g82d9ff6 on branch psi46master