Test Date: 2015-08-20 12:24
Analysis date: 2016-05-25 21:01
Logfile
LogfileView
[13:09:39.030] <TB0> INFO: *** Welcome to pxar ***
[13:09:39.030] <TB0> INFO: *** Today: 2015/08/20
[13:09:39.030] <TB0> INFO: readRocDacs: /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C0.dat .. /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C15.dat
[13:09:39.031] <TB0> INFO: readTbmDacs: /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//tbmParameters_C0a.dat .. /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//tbmParameters_C0b.dat
[13:09:39.031] <TB0> INFO: readMaskFile: /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//defaultMaskFile.dat
[13:09:39.031] <TB0> INFO: readTrimFile: /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters_C0.dat .. /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters_C15.dat
[13:09:39.094] <TB0> INFO: clk: 4
[13:09:39.094] <TB0> INFO: ctr: 4
[13:09:39.094] <TB0> INFO: sda: 19
[13:09:39.094] <TB0> INFO: tin: 9
[13:09:39.094] <TB0> INFO: level: 15
[13:09:39.094] <TB0> INFO: triggerdelay: 0
[13:09:39.094] <TB0> QUIET: Instanciating API for pxar v2.2.5+88~g694c14c
[13:09:39.095] <TB0> INFO: Log level: INFO
[13:09:39.101] <TB0> INFO: Found DTB DTB_WWVASW
[13:09:39.110] <TB0> QUIET: Connection to board DTB_WWVASW opened.
[13:09:39.113] <TB0> INFO: DTB startup information
--- DTB info------------------------------------------
Board id: 126
HW version: DTB1.2
FW version: 4.0
SW version: 4.0
USB id: DTB_WWVASW
MAC address: 40D85511807E
Hostname: pixelDTB126
Comment:
------------------------------------------------------
[13:09:39.115] <TB0> INFO: RPC call hashes of host and DTB match: 447413373
[13:09:40.629] <TB0> INFO: DUT info:
[13:09:40.629] <TB0> INFO: The DUT currently contains the following objects:
[13:09:40.629] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[13:09:40.629] <TB0> INFO: TBM Core alpha (0): 7 registers set
[13:09:40.629] <TB0> INFO: TBM Core beta (1): 7 registers set
[13:09:40.629] <TB0> INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:09:40.629] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.629] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.629] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:40.630] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:09:41.030] <TB0> INFO: enter 'restricted' command line mode
[13:09:41.030] <TB0> INFO: enter test to run
[13:09:41.031] <TB0> INFO: test: pretest no parameter change
[13:09:41.031] <TB0> INFO: running: pretest
[13:09:41.035] <TB0> INFO: ######################################################################
[13:09:41.035] <TB0> INFO: PixTestPretest::doTest()
[13:09:41.035] <TB0> INFO: ######################################################################
[13:09:41.036] <TB0> INFO: ----------------------------------------------------------------------
[13:09:41.036] <TB0> INFO: PixTestPretest::programROC()
[13:09:41.036] <TB0> INFO: ----------------------------------------------------------------------
[13:09:59.054] <TB0> INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:09:59.054] <TB0> INFO: IA differences per ROC: 17.7 17.7 18.5 19.3 20.9 17.7 18.5 20.1 17.7 17.7 16.9 19.3 20.9 19.3 17.7 20.9
[13:09:59.136] <TB0> INFO: ----------------------------------------------------------------------
[13:09:59.136] <TB0> INFO: PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:09:59.136] <TB0> INFO: ----------------------------------------------------------------------
[13:10:18.698] <TB0> INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:10:18.701] <TB0> INFO: ----------------------------------------------------------------------
[13:10:18.701] <TB0> INFO: PixTestPretest::findWorkingPixel()
[13:10:18.701] <TB0> INFO: ----------------------------------------------------------------------
[13:10:27.103] <TB0> INFO: Test took 8395ms.
[13:10:27.402] <TB0> INFO: Found working pixel in all ROCs: col/row = 12/22
[13:10:27.440] <TB0> INFO: ----------------------------------------------------------------------
[13:10:27.440] <TB0> INFO: PixTestPretest::setVthrCompCalDel()
[13:10:27.440] <TB0> INFO: ----------------------------------------------------------------------
[13:10:36.363] <TB0> INFO: Test took 8918ms.
[13:10:36.669] <TB0> INFO: PixTestPretest::setVthrCompCalDel() done
[13:10:36.669] <TB0> INFO: CalDel: 131 131 142 143 132 144 142 146 143 144 137 153 130 110 130 176
[13:10:36.669] <TB0> INFO: VthrComp: 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51
[13:10:36.673] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C0.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C1.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C2.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C3.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C4.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C5.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C6.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C7.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C8.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C9.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C10.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C11.dat
[13:10:36.674] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C12.dat
[13:10:36.675] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C13.dat
[13:10:36.675] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C14.dat
[13:10:36.675] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters_C15.dat
[13:10:36.675] <TB0> INFO: PixTestPretest::doTest() done, duration: 55 seconds
[13:10:36.764] <TB0> INFO: enter test to run
[13:10:36.766] <TB0> INFO: test: fulltest no parameter change
[13:10:36.766] <TB0> INFO: running: fulltest
[13:10:36.766] <TB0> INFO: ######################################################################
[13:10:36.766] <TB0> INFO: PixTestFullTest::doTest()
[13:10:36.766] <TB0> INFO: ######################################################################
[13:10:36.767] <TB0> INFO: ######################################################################
[13:10:36.767] <TB0> INFO: PixTestAlive::doTest()
[13:10:36.767] <TB0> INFO: ######################################################################
[13:10:36.769] <TB0> INFO: ----------------------------------------------------------------------
[13:10:36.769] <TB0> INFO: PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:10:36.769] <TB0> INFO: ----------------------------------------------------------------------
[13:10:40.186] <TB0> INFO: Test took 3416ms.
[13:10:40.209] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:40.428] <TB0> INFO: PixTestAlive::aliveTest() done
[13:10:40.428] <TB0> INFO: number of dead pixels (per ROC): 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
[13:10:40.430] <TB0> INFO: ----------------------------------------------------------------------
[13:10:40.430] <TB0> INFO: PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:10:40.430] <TB0> INFO: ----------------------------------------------------------------------
[13:10:43.244] <TB0> INFO: Test took 2813ms.
[13:10:43.248] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:43.248] <TB0> INFO: mask vs. old pixelAlive PixelAlive_C0_V0 .. PixelAlive_C15_V0
[13:10:43.471] <TB0> INFO: PixTestAlive::maskTest() done
[13:10:43.471] <TB0> INFO: number of mask-defect pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[13:10:43.472] <TB0> INFO: ----------------------------------------------------------------------
[13:10:43.472] <TB0> INFO: PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:10:43.472] <TB0> INFO: ----------------------------------------------------------------------
[13:10:46.860] <TB0> INFO: Test took 3386ms.
[13:10:46.886] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:47.115] <TB0> INFO: PixTestAlive::addressDecodingTest() done
[13:10:47.115] <TB0> INFO: number of address-decoding pixels (per ROC): 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[13:10:47.115] <TB0> INFO: PixTestAlive::doTest() done, duration: 10 seconds
[13:10:47.127] <TB0> INFO: ######################################################################
[13:10:47.127] <TB0> INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:10:47.127] <TB0> INFO: ######################################################################
[13:10:47.130] <TB0> INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (30) hits flags = 2 (plus default)
[13:10:47.141] <TB0> INFO: dacScan step from 0 .. 29
[13:11:08.593] <TB0> INFO: Test took 21452ms.
[13:11:08.627] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:08.628] <TB0> INFO: dacScan step from 30 .. 59
[13:11:35.052] <TB0> INFO: Test took 26424ms.
[13:11:35.228] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:35.273] <TB0> INFO: dacScan step from 60 .. 89
[13:12:05.756] <TB0> INFO: Test took 30483ms.
[13:12:06.008] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:06.087] <TB0> INFO: dacScan step from 90 .. 119
[13:12:36.928] <TB0> INFO: Test took 30840ms.
[13:12:37.193] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:37.271] <TB0> INFO: dacScan step from 120 .. 149
[13:13:03.833] <TB0> INFO: Test took 26562ms.
[13:13:04.008] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:26.110] <TB0> INFO: PixTestBBMap::doTest() done, duration: 158 seconds
[13:13:26.110] <TB0> INFO: number of dead bumps (per ROC): 1 0 0 0 0 0 2 1 0 1 0 1 0 0 3 2
[13:13:26.110] <TB0> INFO: separation cut (per ROC): 68 74 70 72 78 69 75 72 67 75 75 75 73 82 72 73
[13:13:26.179] <TB0> INFO: ######################################################################
[13:13:26.179] <TB0> INFO: PixTestScurves::fullTest() ntrig = 50
[13:13:26.179] <TB0> INFO: ######################################################################
[13:13:26.180] <TB0> INFO: ----------------------------------------------------------------------
[13:13:26.180] <TB0> INFO: PixTestScurves::scurves(Vcal), ntrig = 50
[13:13:26.180] <TB0> INFO: ----------------------------------------------------------------------
[13:13:26.180] <TB0> INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 0 .. 149 (4) hits flags = 16 (plus default)
[13:13:26.187] <TB0> INFO: dacScan step from 0 .. 3
[13:13:45.595] <TB0> INFO: Test took 19407ms.
[13:13:45.620] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:45.620] <TB0> INFO: dacScan step from 4 .. 7
[13:14:05.448] <TB0> INFO: Test took 19828ms.
[13:14:05.476] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:05.476] <TB0> INFO: dacScan step from 8 .. 11
[13:14:25.356] <TB0> INFO: Test took 19880ms.
[13:14:25.380] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:25.380] <TB0> INFO: dacScan step from 12 .. 15
[13:14:45.178] <TB0> INFO: Test took 19798ms.
[13:14:45.206] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:45.206] <TB0> INFO: dacScan step from 16 .. 19
[13:15:05.254] <TB0> INFO: Test took 20048ms.
[13:15:05.285] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:05.285] <TB0> INFO: dacScan step from 20 .. 23
[13:15:25.422] <TB0> INFO: Test took 20137ms.
[13:15:25.448] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:25.448] <TB0> INFO: dacScan step from 24 .. 27
[13:15:45.183] <TB0> INFO: Test took 19735ms.
[13:15:45.208] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:45.208] <TB0> INFO: dacScan step from 28 .. 31
[13:16:04.859] <TB0> INFO: Test took 19650ms.
[13:16:04.887] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:04.887] <TB0> INFO: dacScan step from 32 .. 35
[13:16:24.816] <TB0> INFO: Test took 19929ms.
[13:16:24.845] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:24.845] <TB0> INFO: dacScan step from 36 .. 39
[13:16:44.432] <TB0> INFO: Test took 19587ms.
[13:16:44.458] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:44.458] <TB0> INFO: dacScan step from 40 .. 43
[13:17:04.095] <TB0> INFO: Test took 19637ms.
[13:17:04.119] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:04.120] <TB0> INFO: dacScan step from 44 .. 47
[13:17:23.822] <TB0> INFO: Test took 19702ms.
[13:17:23.848] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:23.848] <TB0> INFO: dacScan step from 48 .. 51
[13:17:43.380] <TB0> INFO: Test took 19532ms.
[13:17:43.408] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:43.408] <TB0> INFO: dacScan step from 52 .. 55
[13:18:03.269] <TB0> INFO: Test took 19861ms.
[13:18:03.298] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:03.298] <TB0> INFO: dacScan step from 56 .. 59
[13:18:22.056] <TB0> INFO: Test took 18758ms.
[13:18:22.087] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:22.088] <TB0> INFO: dacScan step from 60 .. 63
[13:18:40.421] <TB0> INFO: Test took 18333ms.
[13:18:40.452] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:40.452] <TB0> INFO: dacScan step from 64 .. 67
[13:18:59.594] <TB0> INFO: Test took 19142ms.
[13:18:59.645] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:59.646] <TB0> INFO: dacScan step from 68 .. 71
[13:19:19.064] <TB0> INFO: Test took 19417ms.
[13:19:19.124] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:19.126] <TB0> INFO: dacScan step from 72 .. 75
[13:19:40.697] <TB0> INFO: Test took 21571ms.
[13:19:40.782] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:40.785] <TB0> INFO: dacScan step from 76 .. 79
[13:20:04.489] <TB0> INFO: Test took 23704ms.
[13:20:04.599] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:04.604] <TB0> INFO: dacScan step from 80 .. 83
[13:20:31.499] <TB0> INFO: Test took 26895ms.
[13:20:31.660] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:31.668] <TB0> INFO: dacScan step from 84 .. 87
[13:21:00.147] <TB0> INFO: Test took 28478ms.
[13:21:00.386] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:00.397] <TB0> INFO: dacScan step from 88 .. 91
[13:21:30.211] <TB0> INFO: Test took 29814ms.
[13:21:30.413] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:30.422] <TB0> INFO: dacScan step from 92 .. 95
[13:22:01.906] <TB0> INFO: Test took 31484ms.
[13:22:02.125] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:02.136] <TB0> INFO: dacScan step from 96 .. 99
[13:22:32.909] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:22:32.909] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:22:33.673] <TB0> INFO: Test took 31537ms.
[13:22:33.881] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:33.891] <TB0> INFO: dacScan step from 100 .. 103
[13:23:03.954] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:23:03.955] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:23:05.174] <TB0> INFO: Test took 31283ms.
[13:23:05.405] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:05.416] <TB0> INFO: dacScan step from 104 .. 107
[13:23:35.792] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[13:23:37.307] <TB0> INFO: Test took 31891ms.
[13:23:37.545] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:37.556] <TB0> INFO: dacScan step from 108 .. 111
[13:24:08.479] <TB0> INFO: Test took 30923ms.
[13:24:08.695] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:08.708] <TB0> INFO: dacScan step from 112 .. 115
[13:24:39.246] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:24:39.246] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:24:40.638] <TB0> INFO: Test took 31930ms.
[13:24:40.853] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:40.864] <TB0> INFO: dacScan step from 116 .. 119
[13:25:11.336] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:25:11.336] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:25:12.872] <TB0> INFO: Test took 32008ms.
[13:25:13.107] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:13.119] <TB0> INFO: dacScan step from 120 .. 123
[13:25:45.194] <TB0> INFO: Test took 32075ms.
[13:25:45.408] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:45.419] <TB0> INFO: dacScan step from 124 .. 127
[13:26:17.476] <TB0> INFO: Test took 32057ms.
[13:26:17.702] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:17.712] <TB0> INFO: dacScan step from 128 .. 131
[13:26:49.629] <TB0> INFO: Test took 31917ms.
[13:26:49.850] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:49.861] <TB0> INFO: dacScan step from 132 .. 135
[13:27:22.179] <TB0> INFO: Test took 32317ms.
[13:27:22.420] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:22.431] <TB0> INFO: dacScan step from 136 .. 139
[13:27:54.493] <TB0> INFO: Test took 32062ms.
[13:27:54.726] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:54.737] <TB0> INFO: dacScan step from 140 .. 143
[13:28:26.502] <TB0> INFO: Test took 31765ms.
[13:28:26.775] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:26.789] <TB0> INFO: dacScan step from 144 .. 147
[13:28:58.715] <TB0> INFO: Test took 31926ms.
[13:28:58.943] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:58.954] <TB0> INFO: dacScan step from 148 .. 149
[13:29:15.974] <TB0> INFO: Test took 17019ms.
[13:29:16.101] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:16.107] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:17.602] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:19.051] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:20.566] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:22.093] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:23.695] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:25.162] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:26.522] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:27.909] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:29.292] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:30.663] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:32.040] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:33.421] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:34.839] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:36.191] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:37.547] <TB0> INFO: dumping ASCII scurve output file: SCurveData
[13:29:38.966] <TB0> INFO: PixTestScurves::scurves() done
[13:29:38.966] <TB0> INFO: Vcal mean: 70.80 84.51 71.14 82.77 79.09 82.23 84.96 79.62 77.84 91.72 91.69 88.68 77.86 92.15 93.02 80.08
[13:29:38.966] <TB0> INFO: Vcal RMS: 4.74 5.18 4.42 4.69 4.54 4.56 5.28 4.35 4.65 5.53 5.30 5.38 4.74 5.51 5.69 4.07
[13:29:38.966] <TB0> INFO: PixTestScurves::fullTest() done, duration: 972 seconds
[13:29:39.036] <TB0> INFO: ######################################################################
[13:29:39.036] <TB0> INFO: PixTestTrim::doTest()
[13:29:39.036] <TB0> INFO: ######################################################################
[13:29:39.037] <TB0> INFO: ----------------------------------------------------------------------
[13:29:39.037] <TB0> INFO: PixTestTrim::trimTest() ntrig = 10, vcal = 35
[13:29:39.037] <TB0> INFO: ----------------------------------------------------------------------
[13:29:39.115] <TB0> INFO: ---> VthrComp thr map (minimal VthrComp)
[13:29:39.115] <TB0> INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[13:29:39.123] <TB0> INFO: dacScan step from 0 .. 19
[13:29:54.269] <TB0> INFO: Test took 15146ms.
[13:29:54.294] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:54.294] <TB0> INFO: dacScan step from 20 .. 39
[13:30:09.369] <TB0> INFO: Test took 15075ms.
[13:30:09.392] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:09.392] <TB0> INFO: dacScan step from 40 .. 59
[13:30:24.680] <TB0> INFO: Test took 15288ms.
[13:30:24.702] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:24.702] <TB0> INFO: dacScan step from 60 .. 79
[13:30:39.989] <TB0> INFO: Test took 15286ms.
[13:30:40.013] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:40.013] <TB0> INFO: dacScan step from 80 .. 99
[13:30:55.522] <TB0> INFO: Test took 15508ms.
[13:30:55.598] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:55.609] <TB0> INFO: dacScan step from 100 .. 119
[13:31:15.519] <TB0> INFO: Test took 19910ms.
[13:31:15.678] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:15.711] <TB0> INFO: dacScan step from 120 .. 139
[13:31:34.578] <TB0> INFO: Test took 18867ms.
[13:31:34.721] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:34.745] <TB0> INFO: dacScan step from 140 .. 159
[13:31:50.676] <TB0> INFO: Test took 15931ms.
[13:31:50.737] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:11.309] <TB0> INFO: ROC 0 VthrComp = 76
[13:32:11.309] <TB0> INFO: ROC 1 VthrComp = 90
[13:32:11.309] <TB0> INFO: ROC 2 VthrComp = 78
[13:32:11.309] <TB0> INFO: ROC 3 VthrComp = 94
[13:32:11.309] <TB0> INFO: ROC 4 VthrComp = 85
[13:32:11.309] <TB0> INFO: ROC 5 VthrComp = 86
[13:32:11.309] <TB0> INFO: ROC 6 VthrComp = 91
[13:32:11.309] <TB0> INFO: ROC 7 VthrComp = 83
[13:32:11.309] <TB0> INFO: ROC 8 VthrComp = 82
[13:32:11.309] <TB0> INFO: ROC 9 VthrComp = 97
[13:32:11.310] <TB0> INFO: ROC 10 VthrComp = 95
[13:32:11.310] <TB0> INFO: ROC 11 VthrComp = 93
[13:32:11.310] <TB0> INFO: ROC 12 VthrComp = 85
[13:32:11.310] <TB0> INFO: ROC 13 VthrComp = 95
[13:32:11.310] <TB0> INFO: ROC 14 VthrComp = 94
[13:32:11.310] <TB0> INFO: ROC 15 VthrComp = 84
[13:32:11.310] <TB0> INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:32:11.310] <TB0> INFO: ---> dac: vcal name: TrimThr1 ntrig: 5 dacrange: 0 .. 159 (20) hits flags = 16 (plus default)
[13:32:11.319] <TB0> INFO: dacScan step from 0 .. 19
[13:32:26.594] <TB0> INFO: Test took 15275ms.
[13:32:26.620] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:26.620] <TB0> INFO: dacScan step from 20 .. 39
[13:32:41.949] <TB0> INFO: Test took 15329ms.
[13:32:41.985] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:41.989] <TB0> INFO: dacScan step from 40 .. 59
[13:33:01.393] <TB0> INFO: Test took 19404ms.
[13:33:01.554] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:01.597] <TB0> INFO: dacScan step from 60 .. 79
[13:33:22.464] <TB0> INFO: Test took 20867ms.
[13:33:22.639] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:22.689] <TB0> INFO: dacScan step from 80 .. 99
[13:33:42.679] <TB0> INFO: Test took 19990ms.
[13:33:42.930] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:42.980] <TB0> INFO: dacScan step from 100 .. 119
[13:34:02.774] <TB0> INFO: Test took 19794ms.
[13:34:02.944] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:02.996] <TB0> INFO: dacScan step from 120 .. 139
[13:34:23.696] <TB0> INFO: Test took 20700ms.
[13:34:23.861] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:23.911] <TB0> INFO: dacScan step from 140 .. 159
[13:34:44.863] <TB0> INFO: Test took 20952ms.
[13:34:45.023] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:09.181] <TB0> INFO: roc 0 with ID = 0 has maximal Vcal 56.3872 for pixel 7/59 mean/min/max = 45.6664/34.7949/56.5378
[13:35:09.181] <TB0> INFO: roc 1 with ID = 1 has maximal Vcal 58.9891 for pixel 2/21 mean/min/max = 45.3265/31.5986/59.0543
[13:35:09.181] <TB0> INFO: roc 2 with ID = 2 has maximal Vcal 56.2518 for pixel 21/75 mean/min/max = 45.8547/35.3574/56.352
[13:35:09.181] <TB0> INFO: roc 3 with ID = 3 has maximal Vcal 55.8805 for pixel 10/10 mean/min/max = 44.129/32.1605/56.0976
[13:35:09.181] <TB0> INFO: roc 4 with ID = 4 has maximal Vcal 56.7697 for pixel 0/79 mean/min/max = 44.4804/31.7683/57.1925
[13:35:09.182] <TB0> INFO: roc 5 with ID = 5 has maximal Vcal 57.4346 for pixel 36/79 mean/min/max = 44.8325/31.9937/57.6712
[13:35:09.182] <TB0> INFO: roc 6 with ID = 6 has maximal Vcal 58.7819 for pixel 6/73 mean/min/max = 45.6255/32.4268/58.8242
[13:35:09.182] <TB0> INFO: roc 7 with ID = 7 has maximal Vcal 58.4713 for pixel 51/3 mean/min/max = 45.361/32.202/58.52
[13:35:09.182] <TB0> INFO: roc 8 with ID = 8 has maximal Vcal 58.6429 for pixel 2/77 mean/min/max = 45.5889/32.3716/58.8062
[13:35:09.183] <TB0> INFO: roc 9 with ID = 9 has maximal Vcal 58.6585 for pixel 15/78 mean/min/max = 45.024/31.3272/58.7207
[13:35:09.183] <TB0> INFO: roc 10 with ID = 10 has maximal Vcal 58.1548 for pixel 19/13 mean/min/max = 45.1487/31.8383/58.4591
[13:35:09.183] <TB0> INFO: roc 11 with ID = 11 has maximal Vcal 58.2717 for pixel 0/21 mean/min/max = 45.3412/32.396/58.2863
[13:35:09.183] <TB0> INFO: roc 12 with ID = 12 has maximal Vcal 57.6168 for pixel 5/60 mean/min/max = 44.904/32.156/57.652
[13:35:09.184] <TB0> INFO: roc 13 with ID = 13 has maximal Vcal 58.8185 for pixel 35/79 mean/min/max = 45.7145/32.4135/59.0156
[13:35:09.184] <TB0> INFO: roc 14 with ID = 14 has maximal Vcal 61.0136 for pixel 2/19 mean/min/max = 46.4966/31.962/61.0311
[13:35:09.184] <TB0> INFO: roc 15 with ID = 15 has maximal Vcal 56.6759 for pixel 39/5 mean/min/max = 44.4409/32.1554/56.7264
[13:35:09.184] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:36:48.107] <TB0> INFO: Test took 98923ms.
[13:36:49.545] <TB0> INFO: ---> dac: vcal name: TrimThr2 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[13:36:49.553] <TB0> INFO: dacScan step from 0 .. 19
[13:37:13.107] <TB0> INFO: Test took 23554ms.
[13:37:13.150] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:13.152] <TB0> INFO: dacScan step from 20 .. 39
[13:37:44.126] <TB0> INFO: Test took 30974ms.
[13:37:44.369] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:44.401] <TB0> INFO: dacScan step from 40 .. 59
[13:38:18.474] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:38:18.474] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:38:19.793] <TB0> INFO: Test took 35392ms.
[13:38:20.068] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:20.121] <TB0> INFO: dacScan step from 60 .. 79
[13:38:54.090] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:38:54.090] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:38:55.611] <TB0> INFO: Test took 35490ms.
[13:38:55.875] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:55.925] <TB0> INFO: dacScan step from 80 .. 99
[13:39:30.017] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:39:30.018] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:39:31.587] <TB0> INFO: Test took 35662ms.
[13:39:31.853] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:31.907] <TB0> INFO: dacScan step from 100 .. 119
[13:40:06.369] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:40:06.369] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:40:07.963] <TB0> INFO: Test took 36056ms.
[13:40:08.254] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:08.311] <TB0> INFO: dacScan step from 120 .. 139
[13:40:42.372] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:40:42.372] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:40:43.706] <TB0> INFO: Test took 35395ms.
[13:40:43.970] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:44.026] <TB0> INFO: dacScan step from 140 .. 159
[13:41:15.861] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[13:41:17.202] <TB0> INFO: Test took 33176ms.
[13:41:17.473] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:17.529] <TB0> INFO: dacScan step from 160 .. 179
[13:41:52.937] <TB0> INFO: Test took 35408ms.
[13:41:53.210] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:53.273] <TB0> INFO: dacScan step from 180 .. 199
[13:42:28.121] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (8) != Token Chain Length (4)

[13:42:28.121] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (202) != TBM ID (203)

[13:42:28.121] <TB0> WARNING: Channel 3 ROC 1: Readback start marker after 15 readouts!

[13:42:28.121] <TB0> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[13:42:28.121] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:42:29.696] <TB0> INFO: Test took 36423ms.
[13:42:29.999] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:56.092] <TB0> INFO: ---> TrimStepCorr4 extremal thresholds: 0.120275 .. 255.000000
[13:42:56.171] <TB0> INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 4 dacrange: 0 .. 255 (20) hits flags = 16 (plus default)
[13:42:56.179] <TB0> INFO: dacScan step from 0 .. 19
[13:43:09.749] <TB0> INFO: Test took 13570ms.
[13:43:09.771] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:09.771] <TB0> INFO: dacScan step from 20 .. 39
[13:43:24.663] <TB0> INFO: Test took 14892ms.
[13:43:24.750] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:24.767] <TB0> INFO: dacScan step from 40 .. 59
[13:43:42.437] <TB0> INFO: Test took 17670ms.
[13:43:42.587] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:42.638] <TB0> INFO: dacScan step from 60 .. 79
[13:44:00.331] <TB0> INFO: Test took 17693ms.
[13:44:00.475] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:00.529] <TB0> INFO: dacScan step from 80 .. 99
[13:44:18.348] <TB0> INFO: Test took 17818ms.
[13:44:18.485] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:18.543] <TB0> INFO: dacScan step from 100 .. 119
[13:44:36.316] <TB0> INFO: Test took 17773ms.
[13:44:36.460] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:36.511] <TB0> INFO: dacScan step from 120 .. 139
[13:44:54.373] <TB0> INFO: Test took 17861ms.
[13:44:54.509] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:54.562] <TB0> INFO: dacScan step from 140 .. 159
[13:45:11.323] <TB0> INFO: Test took 16761ms.
[13:45:11.497] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:11.550] <TB0> INFO: dacScan step from 160 .. 179
[13:45:28.352] <TB0> INFO: Test took 16802ms.
[13:45:28.497] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:28.547] <TB0> INFO: dacScan step from 180 .. 199
[13:45:47.173] <TB0> INFO: Test took 18626ms.
[13:45:47.317] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:47.370] <TB0> INFO: dacScan step from 200 .. 219
[13:46:05.259] <TB0> INFO: Test took 17889ms.
[13:46:05.399] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:05.449] <TB0> INFO: dacScan step from 220 .. 239
[13:46:23.066] <TB0> INFO: Test took 17617ms.
[13:46:23.205] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:23.255] <TB0> INFO: dacScan step from 240 .. 255
[13:46:38.181] <TB0> INFO: Test took 14926ms.
[13:46:38.285] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:08.350] <TB0> INFO: ---> TrimStepCorr2 extremal thresholds: 16.947660 .. 52.998664
[13:47:08.426] <TB0> INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 4 dacrange: 6 .. 62 (20) hits flags = 16 (plus default)
[13:47:08.434] <TB0> INFO: dacScan step from 6 .. 25
[13:47:22.007] <TB0> INFO: Test took 13573ms.
[13:47:22.033] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:22.033] <TB0> INFO: dacScan step from 26 .. 45
[13:47:38.126] <TB0> INFO: Test took 16093ms.
[13:47:38.245] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:38.276] <TB0> INFO: dacScan step from 46 .. 62
[13:47:53.994] <TB0> INFO: Test took 15718ms.
[13:47:54.108] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:10.577] <TB0> INFO: ---> TrimStepCorr1a extremal thresholds: 21.653516 .. 52.998664
[13:48:10.656] <TB0> INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 4 dacrange: 11 .. 62 (20) hits flags = 16 (plus default)
[13:48:10.664] <TB0> INFO: dacScan step from 11 .. 30
[13:48:24.467] <TB0> INFO: Test took 13803ms.
[13:48:24.494] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:24.496] <TB0> INFO: dacScan step from 31 .. 50
[13:48:42.187] <TB0> INFO: Test took 17691ms.
[13:48:42.327] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:42.374] <TB0> INFO: dacScan step from 51 .. 62
[13:48:53.500] <TB0> INFO: Test took 11126ms.
[13:48:53.581] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:10.721] <TB0> INFO: ---> TrimStepCorr1b extremal thresholds: 4.521531 .. 52.998664
[13:49:10.802] <TB0> INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 4 dacrange: 4 .. 62 (20) hits flags = 16 (plus default)
[13:49:10.810] <TB0> INFO: dacScan step from 4 .. 23
[13:49:24.906] <TB0> INFO: Test took 14096ms.
[13:49:24.928] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:24.928] <TB0> INFO: dacScan step from 24 .. 43
[13:49:39.738] <TB0> INFO: Test took 14810ms.
[13:49:39.833] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:39.858] <TB0> INFO: dacScan step from 44 .. 62
[13:49:56.733] <TB0> INFO: Test took 16875ms.
[13:49:56.861] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:13.094] <TB0> INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:50:13.094] <TB0> INFO: ---> dac: vcal name: TrimThrFinal ntrig: 10 dacrange: 15 .. 55 (20) hits flags = 16 (plus default)
[13:50:13.102] <TB0> INFO: dacScan step from 15 .. 34
[13:50:38.019] <TB0> INFO: Test took 24917ms.
[13:50:38.087] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:38.096] <TB0> INFO: dacScan step from 35 .. 54
[13:51:07.793] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (3) != Token Chain Length (4)

[13:51:08.501] <TB0> INFO: Test took 30405ms.
[13:51:08.810] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:08.862] <TB0> INFO: dacScan step from 55 .. 55
[13:51:13.223] <TB0> INFO: Test took 4361ms.
[13:51:13.243] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:26.542] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C0.dat
[13:51:26.542] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C1.dat
[13:51:26.542] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C2.dat
[13:51:26.542] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C3.dat
[13:51:26.542] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C4.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C5.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C6.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C7.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C8.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C9.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C10.dat
[13:51:26.543] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C11.dat
[13:51:26.544] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C12.dat
[13:51:26.544] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C13.dat
[13:51:26.544] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C14.dat
[13:51:26.544] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C15.dat
[13:51:26.544] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C0.dat
[13:51:26.550] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C1.dat
[13:51:26.556] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C2.dat
[13:51:26.562] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C3.dat
[13:51:26.568] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C4.dat
[13:51:26.574] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C5.dat
[13:51:26.580] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C6.dat
[13:51:26.586] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C7.dat
[13:51:26.592] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C8.dat
[13:51:26.598] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C9.dat
[13:51:26.604] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C10.dat
[13:51:26.610] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C11.dat
[13:51:26.616] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C12.dat
[13:51:26.622] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C13.dat
[13:51:26.629] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C14.dat
[13:51:26.635] <TB0> INFO: write trim parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//trimParameters35_C15.dat
[13:51:26.641] <TB0> INFO: PixTestTrim::trimTest() done
[13:51:26.641] <TB0> INFO: vtrim: 92 118 94 112 86 100 113 94 112 104 112 104 113 104 128 100
[13:51:26.641] <TB0> INFO: vthrcomp: 76 90 78 94 85 86 91 83 82 97 95 93 85 95 94 84
[13:51:26.641] <TB0> INFO: vcal mean: 35.04 35.01 35.05 34.99 35.00 35.08 35.00 34.99 35.01 35.02 35.02 35.01 35.02 35.08 35.07 35.03
[13:51:26.641] <TB0> INFO: vcal RMS: 1.20 1.07 0.96 1.15 0.99 1.16 1.21 1.02 1.02 1.09 1.11 1.07 0.99 1.05 1.14 1.00
[13:51:26.641] <TB0> INFO: bits mean: 9.15 10.12 9.22 10.44 9.80 10.18 10.07 9.35 9.82 10.31 10.09 9.72 10.16 9.53 10.10 9.99
[13:51:26.641] <TB0> INFO: bits RMS: 2.38 2.48 2.31 2.31 2.66 2.47 2.37 2.76 2.51 2.39 2.46 2.56 2.39 2.63 2.37 2.46
[13:51:26.648] <TB0> INFO: ----------------------------------------------------------------------
[13:51:26.648] <TB0> INFO: PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[13:51:26.648] <TB0> INFO: ----------------------------------------------------------------------
[13:51:26.651] <TB0> INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (20) hits flags = 16 (plus default)
[13:51:26.660] <TB0> INFO: dacScan step from 0 .. 19
[13:51:50.863] <TB0> INFO: Test took 24203ms.
[13:51:50.898] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:50.898] <TB0> INFO: dacScan step from 20 .. 39
[13:52:15.191] <TB0> INFO: Test took 24293ms.
[13:52:15.227] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:15.227] <TB0> INFO: dacScan step from 40 .. 59
[13:52:39.484] <TB0> INFO: Test took 24257ms.
[13:52:39.519] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:39.519] <TB0> INFO: dacScan step from 60 .. 79
[13:53:04.220] <TB0> INFO: Test took 24701ms.
[13:53:04.257] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:04.257] <TB0> INFO: dacScan step from 80 .. 99
[13:53:30.354] <TB0> INFO: Test took 26097ms.
[13:53:30.432] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:30.438] <TB0> INFO: dacScan step from 100 .. 119
[13:54:02.669] <TB0> INFO: Test took 32231ms.
[13:54:02.916] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:02.951] <TB0> INFO: dacScan step from 120 .. 139
[13:54:38.237] <TB0> INFO: Test took 35286ms.
[13:54:38.503] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:38.553] <TB0> INFO: dacScan step from 140 .. 159
[13:55:12.123] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[13:55:12.123] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[13:55:13.528] <TB0> INFO: Test took 34975ms.
[13:55:13.841] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:13.894] <TB0> INFO: dacScan step from 160 .. 179
[13:55:49.271] <TB0> INFO: Test took 35377ms.
[13:55:49.540] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:49.591] <TB0> INFO: dacScan step from 180 .. 199
[13:56:20.823] <TB0> INFO: Test took 31232ms.
[13:56:21.138] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:49.489] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 156 (20) hits flags = 16 (plus default)
[13:56:49.497] <TB0> INFO: dacScan step from 0 .. 19
[13:57:13.554] <TB0> INFO: Test took 24057ms.
[13:57:13.588] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:13.588] <TB0> INFO: dacScan step from 20 .. 39
[13:57:37.956] <TB0> INFO: Test took 24368ms.
[13:57:37.994] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:37.994] <TB0> INFO: dacScan step from 40 .. 59
[13:58:02.217] <TB0> INFO: Test took 24223ms.
[13:58:02.255] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:02.255] <TB0> INFO: dacScan step from 60 .. 79
[13:58:26.830] <TB0> INFO: Test took 24575ms.
[13:58:26.871] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:26.872] <TB0> INFO: dacScan step from 80 .. 99
[13:58:56.024] <TB0> INFO: Test took 29152ms.
[13:58:56.178] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:56.192] <TB0> INFO: dacScan step from 100 .. 119
[13:59:30.169] <TB0> INFO: Test took 33977ms.
[13:59:30.570] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:30.615] <TB0> INFO: dacScan step from 120 .. 139
[14:00:02.484] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (8) != Token Chain Length (4)

[14:00:02.484] <TB0> ERROR: <datapipe.cc/CheckEventID:L420> Channel 3 Event ID mismatch: local ID (86) != TBM ID (87)

[14:00:02.484] <TB0> WARNING: Channel 3 ROC 1: Readback start marker after 15 readouts!

[14:00:02.484] <TB0> WARNING: Channel 3 ROC 2: Readback start marker after 15 readouts!

[14:00:02.484] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[14:00:03.815] <TB0> INFO: Test took 33200ms.
[14:00:04.096] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:04.146] <TB0> INFO: dacScan step from 140 .. 156
[14:00:34.397] <TB0> INFO: Test took 30251ms.
[14:00:34.625] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:57.535] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 146 (20) hits flags = 16 (plus default)
[14:00:57.544] <TB0> INFO: dacScan step from 0 .. 19
[14:01:21.558] <TB0> INFO: Test took 24014ms.
[14:01:21.596] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:21.596] <TB0> INFO: dacScan step from 20 .. 39
[14:01:45.533] <TB0> INFO: Test took 23937ms.
[14:01:45.567] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:45.567] <TB0> INFO: dacScan step from 40 .. 59
[14:02:09.263] <TB0> INFO: Test took 23696ms.
[14:02:09.300] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:09.300] <TB0> INFO: dacScan step from 60 .. 79
[14:02:33.267] <TB0> INFO: Test took 23967ms.
[14:02:33.310] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:33.310] <TB0> INFO: dacScan step from 80 .. 99
[14:03:01.574] <TB0> INFO: Test took 28264ms.
[14:03:01.735] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:01.752] <TB0> INFO: dacScan step from 100 .. 119
[14:03:35.901] <TB0> INFO: Test took 34149ms.
[14:03:36.157] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:36.196] <TB0> INFO: dacScan step from 120 .. 139
[14:04:08.543] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[14:04:08.543] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[14:04:09.781] <TB0> INFO: Test took 33585ms.
[14:04:10.072] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:10.123] <TB0> INFO: dacScan step from 140 .. 146
[14:04:23.503] <TB0> INFO: Test took 13379ms.
[14:04:23.592] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:46.686] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 147 (20) hits flags = 16 (plus default)
[14:04:46.694] <TB0> INFO: dacScan step from 0 .. 19
[14:05:08.039] <TB0> INFO: Test took 21345ms.
[14:05:08.072] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:08.072] <TB0> INFO: dacScan step from 20 .. 39
[14:05:32.460] <TB0> INFO: Test took 24388ms.
[14:05:32.496] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:32.496] <TB0> INFO: dacScan step from 40 .. 59
[14:05:56.744] <TB0> INFO: Test took 24248ms.
[14:05:56.777] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:56.777] <TB0> INFO: dacScan step from 60 .. 79
[14:06:21.642] <TB0> INFO: Test took 24865ms.
[14:06:21.682] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:21.682] <TB0> INFO: dacScan step from 80 .. 99
[14:06:49.876] <TB0> INFO: Test took 28194ms.
[14:06:50.024] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:50.039] <TB0> INFO: dacScan step from 100 .. 119
[14:07:25.559] <TB0> INFO: Test took 35520ms.
[14:07:25.824] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:25.862] <TB0> INFO: dacScan step from 120 .. 139
[14:07:56.803] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[14:07:56.803] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[14:07:57.829] <TB0> INFO: Test took 31967ms.
[14:07:58.097] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:58.147] <TB0> INFO: dacScan step from 140 .. 147
[14:08:15.039] <TB0> INFO: Test took 16892ms.
[14:08:15.148] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:36.884] <TB0> INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 146 (20) hits flags = 16 (plus default)
[14:08:36.892] <TB0> INFO: dacScan step from 0 .. 19
[14:09:01.078] <TB0> INFO: Test took 24186ms.
[14:09:01.110] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:01.111] <TB0> INFO: dacScan step from 20 .. 39
[14:09:22.497] <TB0> INFO: Test took 21386ms.
[14:09:22.531] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:22.532] <TB0> INFO: dacScan step from 40 .. 59
[14:09:45.955] <TB0> INFO: Test took 23423ms.
[14:09:45.987] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:45.987] <TB0> INFO: dacScan step from 60 .. 79
[14:10:09.762] <TB0> INFO: Test took 23775ms.
[14:10:09.800] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:09.801] <TB0> INFO: dacScan step from 80 .. 99
[14:10:37.676] <TB0> INFO: Test took 27875ms.
[14:10:37.835] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:37.851] <TB0> INFO: dacScan step from 100 .. 119
[14:11:12.275] <TB0> INFO: Test took 34423ms.
[14:11:12.543] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:12.590] <TB0> INFO: dacScan step from 120 .. 139
[14:11:45.265] <TB0> ERROR: <datapipe.cc/CheckEventValidity:L437> Channel 3 Number of ROCs (2) != Token Chain Length (4)

[14:11:45.265] <TB0> WARNING: Channel 3 ROC 3: Readback start marker after 15 readouts!

[14:11:46.461] <TB0> INFO: Test took 33871ms.
[14:11:46.782] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:46.834] <TB0> INFO: dacScan step from 140 .. 146
[14:12:00.795] <TB0> INFO: Test took 13961ms.
[14:12:00.950] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:22.253] <TB0> INFO: PixTestTrim::trimBitTest() done
[14:12:22.254] <TB0> INFO: PixTestTrim::doTest() done, duration: 2563 seconds
[14:12:22.930] <TB0> INFO: ######################################################################
[14:12:22.930] <TB0> INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:12:22.930] <TB0> INFO: ######################################################################
[14:12:26.638] <TB0> INFO: Test took 3707ms.
[14:12:26.664] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:30.617] <TB0> INFO: Test took 3754ms.
[14:12:30.683] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:34.168] <TB0> INFO: Test took 3475ms.
[14:12:34.230] <TB0> INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:34.236] <TB0> INFO: The DUT currently contains the following objects:
[14:12:34.236] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:34.236] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:34.236] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:34.236] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:34.236] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.236] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.236] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:34.237] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.375] <TB0> INFO: Test took 1138ms.
[14:12:35.376] <TB0> INFO: The DUT currently contains the following objects:
[14:12:35.376] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:35.376] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:35.376] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:35.376] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:35.376] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.376] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.376] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.376] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.376] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.376] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:35.377] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.483] <TB0> INFO: Test took 1106ms.
[14:12:36.484] <TB0> INFO: The DUT currently contains the following objects:
[14:12:36.484] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:36.484] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:36.484] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:36.484] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:36.484] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.484] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:36.485] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.605] <TB0> INFO: Test took 1120ms.
[14:12:37.607] <TB0> INFO: The DUT currently contains the following objects:
[14:12:37.607] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:37.607] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:37.607] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:37.607] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:37.607] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:37.607] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.715] <TB0> INFO: Test took 1108ms.
[14:12:38.716] <TB0> INFO: The DUT currently contains the following objects:
[14:12:38.716] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:38.716] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:38.716] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:38.716] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:38.716] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:38.716] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.824] <TB0> INFO: Test took 1108ms.
[14:12:39.825] <TB0> INFO: The DUT currently contains the following objects:
[14:12:39.825] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:39.825] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:39.825] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:39.825] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:39.825] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.825] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.826] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.826] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.826] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:39.826] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.932] <TB0> INFO: Test took 1106ms.
[14:12:40.934] <TB0> INFO: The DUT currently contains the following objects:
[14:12:40.934] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:40.934] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:40.934] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:40.934] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:40.934] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:40.934] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.040] <TB0> INFO: Test took 1106ms.
[14:12:42.041] <TB0> INFO: The DUT currently contains the following objects:
[14:12:42.041] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:42.041] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:42.041] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:42.041] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:42.041] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.041] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.041] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:42.042] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.148] <TB0> INFO: Test took 1106ms.
[14:12:43.149] <TB0> INFO: The DUT currently contains the following objects:
[14:12:43.149] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:43.149] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:43.149] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:43.149] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:43.149] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.149] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.149] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.149] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.149] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.149] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:43.150] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.256] <TB0> INFO: Test took 1106ms.
[14:12:44.257] <TB0> INFO: The DUT currently contains the following objects:
[14:12:44.257] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:44.258] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:44.258] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:44.258] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:44.258] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:44.258] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.366] <TB0> INFO: Test took 1108ms.
[14:12:45.368] <TB0> INFO: The DUT currently contains the following objects:
[14:12:45.368] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:45.368] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:45.368] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:45.368] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:45.368] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:45.368] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.474] <TB0> INFO: Test took 1106ms.
[14:12:46.475] <TB0> INFO: The DUT currently contains the following objects:
[14:12:46.475] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:46.475] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:46.475] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:46.475] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:46.475] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:46.476] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.581] <TB0> INFO: Test took 1105ms.
[14:12:47.583] <TB0> INFO: The DUT currently contains the following objects:
[14:12:47.583] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:47.583] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:47.583] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:47.583] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:47.583] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:47.583] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.689] <TB0> INFO: Test took 1106ms.
[14:12:48.690] <TB0> INFO: The DUT currently contains the following objects:
[14:12:48.690] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:48.690] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:48.690] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:48.690] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:48.690] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.690] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:48.691] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.798] <TB0> INFO: Test took 1107ms.
[14:12:49.800] <TB0> INFO: The DUT currently contains the following objects:
[14:12:49.800] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:49.800] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:49.800] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:49.800] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:49.800] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.800] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.801] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.801] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:49.801] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.965] <TB0> INFO: Test took 1164ms.
[14:12:50.966] <TB0> INFO: The DUT currently contains the following objects:
[14:12:50.966] <TB0> INFO: 2 TBM Cores tbm09c (2 ON)
[14:12:50.966] <TB0> INFO: TBM Core alpha (0): 7 registers set
[14:12:50.966] <TB0> INFO: TBM Core beta (1): 7 registers set
[14:12:50.966] <TB0> INFO: 16 ROCs psi46digv21respin (1 ON) with 4160 pixelConfigs
[14:12:50.966] <TB0> INFO: ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.966] <TB0> INFO: ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.967] <TB0> INFO: ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:50.967] <TB0> INFO: ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[14:12:52.088] <TB0> INFO: Test took 1121ms.
[14:12:52.093] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:16:57.473] <TB0> INFO: Test took 245380ms.
[14:16:59.055] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:00.611] <TB0> INFO: Test took 241556ms.
[14:21:02.282] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.289] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.296] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.304] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.311] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.319] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.328] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.335] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.342] <TB0> INFO: safety margin for low PH: adding 1, margin is now 21
[14:21:02.349] <TB0> INFO: safety margin for low PH: adding 2, margin is now 22
[14:21:02.355] <TB0> INFO: safety margin for low PH: adding 3, margin is now 23
[14:21:02.362] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.369] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.376] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.382] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.389] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.396] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.402] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.409] <TB0> INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:02.449] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C0.dat
[14:21:02.449] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C1.dat
[14:21:02.450] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C2.dat
[14:21:02.450] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C3.dat
[14:21:02.450] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C4.dat
[14:21:02.450] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C5.dat
[14:21:02.450] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C6.dat
[14:21:02.450] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C7.dat
[14:21:02.451] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C8.dat
[14:21:02.451] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C9.dat
[14:21:02.451] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C10.dat
[14:21:02.451] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C11.dat
[14:21:02.459] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C12.dat
[14:21:02.459] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C13.dat
[14:21:02.459] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C14.dat
[14:21:02.459] <TB0> INFO: write dac parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//dacParameters35_C15.dat
[14:21:05.822] <TB0> INFO: Test took 3360ms.
[14:21:09.884] <TB0> INFO: Test took 3794ms.
[14:21:13.889] <TB0> INFO: Test took 3733ms.
[14:21:14.172] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:15.090] <TB0> INFO: Test took 918ms.
[14:21:15.093] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:16.229] <TB0> INFO: Test took 1136ms.
[14:21:16.232] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:17.341] <TB0> INFO: Test took 1109ms.
[14:21:17.344] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:18.452] <TB0> INFO: Test took 1108ms.
[14:21:18.455] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:19.561] <TB0> INFO: Test took 1106ms.
[14:21:19.564] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:20.673] <TB0> INFO: Test took 1109ms.
[14:21:20.677] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:21.785] <TB0> INFO: Test took 1109ms.
[14:21:21.789] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:22.898] <TB0> INFO: Test took 1109ms.
[14:21:22.902] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:24.025] <TB0> INFO: Test took 1123ms.
[14:21:24.029] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:25.136] <TB0> INFO: Test took 1107ms.
[14:21:25.139] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:26.246] <TB0> INFO: Test took 1107ms.
[14:21:26.249] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:27.371] <TB0> INFO: Test took 1122ms.
[14:21:27.374] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:28.481] <TB0> INFO: Test took 1107ms.
[14:21:28.485] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:29.592] <TB0> INFO: Test took 1108ms.
[14:21:29.596] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:30.733] <TB0> INFO: Test took 1137ms.
[14:21:30.737] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:31.844] <TB0> INFO: Test took 1108ms.
[14:21:31.847] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:32.953] <TB0> INFO: Test took 1106ms.
[14:21:32.957] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:34.079] <TB0> INFO: Test took 1123ms.
[14:21:34.082] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:35.189] <TB0> INFO: Test took 1107ms.
[14:21:35.192] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:36.302] <TB0> INFO: Test took 1110ms.
[14:21:36.305] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:37.439] <TB0> INFO: Test took 1134ms.
[14:21:37.443] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:38.550] <TB0> INFO: Test took 1107ms.
[14:21:38.554] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:39.661] <TB0> INFO: Test took 1107ms.
[14:21:39.665] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:40.770] <TB0> INFO: Test took 1106ms.
[14:21:40.773] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:41.879] <TB0> INFO: Test took 1106ms.
[14:21:41.882] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:43.003] <TB0> INFO: Test took 1121ms.
[14:21:43.007] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:44.114] <TB0> INFO: Test took 1107ms.
[14:21:44.117] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:45.220] <TB0> INFO: Test took 1103ms.
[14:21:45.222] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:46.329] <TB0> INFO: Test took 1107ms.
[14:21:46.332] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:47.439] <TB0> INFO: Test took 1107ms.
[14:21:47.442] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:48.549] <TB0> INFO: Test took 1107ms.
[14:21:48.552] <TB0> INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:49.659] <TB0> INFO: Test took 1107ms.
[14:21:50.187] <TB0> INFO: PixTestPhOptimization::doTest() done, duration: 567 seconds
[14:21:50.187] <TB0> INFO: PH scale (per ROC): 89 83 96 84 97 94 87 80 81 83 90 82 82 90 77 84
[14:21:50.187] <TB0> INFO: PH offset (per ROC): 157 171 145 149 159 167 143 163 170 162 166 150 142 161 164 139
[14:21:50.367] <TB0> INFO: ######################################################################
[14:21:50.368] <TB0> INFO: PixTestGainPedestal::fullTest() ntrig = 10
[14:21:50.368] <TB0> INFO: ######################################################################
[14:21:50.377] <TB0> INFO: scanning low vcal = 10
[14:21:54.311] <TB0> INFO: Test took 3934ms.
[14:21:54.314] <TB0> INFO: scanning low vcal = 20
[14:21:58.255] <TB0> INFO: Test took 3941ms.
[14:21:58.260] <TB0> INFO: scanning low vcal = 30
[14:22:02.155] <TB0> INFO: Test took 3895ms.
[14:22:02.168] <TB0> INFO: scanning low vcal = 40
[14:22:06.659] <TB0> INFO: Test took 4491ms.
[14:22:06.725] <TB0> INFO: scanning low vcal = 50
[14:22:11.457] <TB0> INFO: Test took 4732ms.
[14:22:11.522] <TB0> INFO: scanning low vcal = 60
[14:22:16.045] <TB0> INFO: Test took 4522ms.
[14:22:16.103] <TB0> INFO: scanning low vcal = 70
[14:22:20.591] <TB0> INFO: Test took 4488ms.
[14:22:20.668] <TB0> INFO: scanning low vcal = 80
[14:22:25.236] <TB0> INFO: Test took 4568ms.
[14:22:25.326] <TB0> INFO: scanning low vcal = 90
[14:22:29.668] <TB0> INFO: Test took 4342ms.
[14:22:29.723] <TB0> INFO: scanning low vcal = 100
[14:22:34.054] <TB0> INFO: Test took 4331ms.
[14:22:34.109] <TB0> INFO: scanning low vcal = 110
[14:22:38.494] <TB0> INFO: Test took 4385ms.
[14:22:38.563] <TB0> INFO: scanning low vcal = 120
[14:22:42.899] <TB0> INFO: Test took 4336ms.
[14:22:42.954] <TB0> INFO: scanning low vcal = 130
[14:22:47.316] <TB0> INFO: Test took 4362ms.
[14:22:47.370] <TB0> INFO: scanning low vcal = 140
[14:22:51.737] <TB0> INFO: Test took 4367ms.
[14:22:51.811] <TB0> INFO: scanning low vcal = 150
[14:22:56.082] <TB0> INFO: Test took 4271ms.
[14:22:56.138] <TB0> INFO: scanning low vcal = 160
[14:23:00.404] <TB0> INFO: Test took 4265ms.
[14:23:00.460] <TB0> INFO: scanning low vcal = 170
[14:23:04.778] <TB0> INFO: Test took 4318ms.
[14:23:04.834] <TB0> INFO: scanning low vcal = 180
[14:23:09.202] <TB0> INFO: Test took 4368ms.
[14:23:09.256] <TB0> INFO: scanning low vcal = 190
[14:23:13.593] <TB0> INFO: Test took 4337ms.
[14:23:13.647] <TB0> INFO: scanning low vcal = 200
[14:23:17.902] <TB0> INFO: Test took 4255ms.
[14:23:17.996] <TB0> INFO: scanning low vcal = 210
[14:23:22.209] <TB0> INFO: Test took 4212ms.
[14:23:22.265] <TB0> INFO: scanning low vcal = 220
[14:23:26.515] <TB0> INFO: Test took 4250ms.
[14:23:26.570] <TB0> INFO: scanning low vcal = 230
[14:23:30.952] <TB0> INFO: Test took 4382ms.
[14:23:31.014] <TB0> INFO: scanning low vcal = 240
[14:23:35.351] <TB0> INFO: Test took 4337ms.
[14:23:35.413] <TB0> INFO: scanning low vcal = 250
[14:23:39.792] <TB0> INFO: Test took 4379ms.
[14:23:39.858] <TB0> INFO: scanning high vcal = 30 (= 210 in low range)
[14:23:44.302] <TB0> INFO: Test took 4444ms.
[14:23:44.401] <TB0> INFO: scanning high vcal = 50 (= 350 in low range)
[14:23:48.873] <TB0> INFO: Test took 4472ms.
[14:23:48.935] <TB0> INFO: scanning high vcal = 70 (= 490 in low range)
[14:23:53.288] <TB0> INFO: Test took 4353ms.
[14:23:53.347] <TB0> INFO: scanning high vcal = 90 (= 630 in low range)
[14:23:57.684] <TB0> INFO: Test took 4337ms.
[14:23:57.744] <TB0> INFO: scanning high vcal = 200 (= 1400 in low range)
[14:24:02.110] <TB0> INFO: Test took 4366ms.
[14:24:02.592] <TB0> INFO: PixTestGainPedestal::measure() done
[14:24:34.425] <TB0> INFO: PixTestGainPedestal::fit() done
[14:24:34.425] <TB0> INFO: non-linearity mean: 0.953 0.953 0.951 0.949 0.956 0.957 0.958 0.959 0.955 0.948 0.958 0.956 0.952 0.953 0.949 0.958
[14:24:34.425] <TB0> INFO: non-linearity RMS: 0.006 0.006 0.005 0.007 0.006 0.006 0.005 0.005 0.006 0.007 0.006 0.005 0.006 0.005 0.007 0.005
[14:24:34.426] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C0.dat
[14:24:34.444] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C1.dat
[14:24:34.462] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C2.dat
[14:24:34.481] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C3.dat
[14:24:34.499] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C4.dat
[14:24:34.518] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C5.dat
[14:24:34.536] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C6.dat
[14:24:34.554] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C7.dat
[14:24:34.573] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C8.dat
[14:24:34.591] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C9.dat
[14:24:34.609] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C10.dat
[14:24:34.628] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C11.dat
[14:24:34.646] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C12.dat
[14:24:34.664] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C13.dat
[14:24:34.683] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C14.dat
[14:24:34.701] <TB0> INFO: write gain/ped parameters into /usr/local/coldboxDATA/M2026_FullQualification_2015-08-20_12h24m_1440066255//002_FulltestPxar_m20//phCalibrationFitErr35_C15.dat
[14:24:34.719] <TB0> INFO: PixTestGainPedestal::doTest() done, duration: 164 seconds
[14:24:34.726] <TB0> INFO: enter test to run
[14:24:34.726] <TB0> INFO: test: exit no parameter change
[14:24:35.160] <TB0> QUIET: Connection to board 126 closed.
[14:24:35.240] <TB0> INFO: pXar: this is the end, my friend
MoReWeb-v1.0.0-5-g82d9ff6 on branch psi46master