

BPIX Module Testing Status - Week 39

2nd October 2007

Production overview

Production Status: 799 modules produced (688 full/ 111 half)

- 485/120 graded as A/B → 88% || 80/20 → 90%
- 83 graded as C → 12% || 11 → 10%

Module Testing Report of Week 39:


- 12 modules fully tested and therm. cycled (0 retested)

	Modules (12)			Halfmodules (-)		
Grade	A	B	C	A	B	C
T = -10° C, BTC*	11	1	0	—	—	—
T = -10° C, ATC	8	2	2	—	—	—
T = +17° C, ATC	10	2	0	—	—	—
Final Grade	8	2	2	—	—	—

- no retests with new DAC settings


*without IV-criteria

Production summary




Module Failures Overview

Grade B




Grade C




Production quality

Chip Failures

Grade B
Grade B




Grade C
Grade C




Defective pixel $T = 17^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = +17^{\circ}\text{C}$ (ATC)


Grade A
(10 modules)



Grade B
(2 modules)




Grade C
(0 modules)




Defective pixel $T = -10^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = -10^{\circ}\text{C}$ (ATC)


Grade A
(8 modules)



Grade B
(2 modules)




Grade C
(2 modules)




Defective pixel $T = -10^0\text{C}$ (BTC)

Overlay of all fully tested modules at $T = -10^0\text{C}$ (BTC)


Grade A
(11 modules)



Grade B
(1 modules)




Grade C
(0 modules)




Defective bump-bonds $T = 17^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = +17^{\circ}\text{C}$ (ATC)


Grade A
(10 modules)



Grade B
(2 modules)




Grade C
(0 modules)




Defective bump-bonds $T = -10^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = -10^{\circ}\text{C}$ (ATC)


Grade A
(8 modules)



Grade B
(2 modules)




Grade C
(2 modules)




Defective bump-bonds $T = -10^{\circ}\text{C}$ (BTC)

Overlay of all fully tested modules at $T = -10^{\circ}\text{C}$ (BTC)


Grade A
(11 modules)



Grade B
(1 modules)




Grade C
(0 modules)



Current at 150 V


Current at 150 V (in μA) at $T = 17^\circ\text{C}$ and $T = -10^\circ\text{C}$

I150V at $T = -10^\circ\text{C}$ (ATC)



recalculated

I150V at $T = 17^\circ\text{C}$ (ATC)




measured


Slope of IV-Curve

Slope of IV-Curve at $T = 17^{\circ}\text{C}$ and $T = -10^{\circ}\text{C}$

IVslope at $T = 17^{\circ}\text{C}$ (ATC)







IVslope at $T = -10^{\circ}\text{C}$ (ATC)




Current recalculation to $T = 17^{\circ}\text{C}$

Cross check of recalculated values with measured values




Noise

MeanNoise of chips




Relative Gain Width

RelativeGainWidth of chips



Pedestal Spread


PedestalSpread of chips



Pedestal Spread in e^-

Vcal Threshold Width

VcalThresholdWidth of chips




Vcal Thr. Width in e^-


Operational parameters I

Mean DACs I

Mean Vana (average of chips)



Mean CalDel (average of chips)




Operational parameters II

Mean DACs II


Mean VthrComp (average of chips)

T = 17° C (ATC)
T = -10° C (ATC)
T = -10° C (BTC)



Mean Vtrim (average of chips)

T = 17° C (ATC)
T = -10° C (ATC)
T = -10° C (BTC)




Operational parameters III

Mean DACs III


Mean Ibias_DAC (average of chips)

T = 17° C (ATC)
 T = -10° C (ATC)
 T = -10° C (BTC)




Mean VoffsetOp (average of chips)

T = 17° C (ATC)
 T = -10° C (ATC)
 T = -10° C (BTC)









Operational parameters at $T = +17^{\circ}\text{C}$ (ATC)

DAC distribution (of chips)



Operational parameters at $T = -10^{\circ}\text{C}$ (ATC)

DAC distribution (of chips)



Operational parameters at $T = +17^{\circ}\text{C}$ (BTC)

DAC distribution (of chips)

