

BPIX Module Testing Status - Week 17

4th May 2007

Production overview

Production Status: 616 modules produced (538 full/ 78 half))

- 375/92 graded as A/B → 87% || 61/11 → 92%
- 71 graded as C → 13% || 6 → 8%

Module Testing Report of Week 17:


- 33 modules fully tested and therm. cycled (0 retested)

	Modules (29)			Halfmodules (4)		
Grade	A	B	C	A	B	C
T = -10° C, BTC*	21	7	1	4	0	0
T = -10° C, ATC	20	8	1	3	1	0
T = +17° C, ATC	26	3	0	2	1	1
Final Grade	19	9	1	2	1	1

- no retests with new DAC settings


*without IV-criteria

Production summary




Module Failures Overview

Grade B




Grade C




Production quality

Chip Failures

Grade B
Grade B




Grade C
Grade C




Defective pixel $T = 17^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = +17^{\circ}\text{C}$ (ATC)


Grade A
(28 modules)



Grade B
(4 modules)




Grade C
(1 modules)




Defective pixel $T = -10^0\text{C}$ (ATC)

Overlay of all fully tested modules at $T = -10^0\text{C}$ (ATC)


Grade A
(23 modules)



Grade B
(9 modules)




Grade C
(1 modules)




Defective pixel $T = -10^{\circ}\text{C}$ (BTC)

Overlay of all fully tested modules at $T = -10^{\circ}\text{C}$ (BTC)


Grade A
(25 modules)



Grade B
(7 modules)




Grade C
(1 modules)




Defective bump-bonds $T = 17^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = +17^{\circ}\text{C}$ (ATC)


Grade A
(28 modules)



Grade B
(4 modules)




Grade C
(1 modules)




Defective bump-bonds $T = -10^{\circ}\text{C}$ (ATC)

Overlay of all fully tested modules at $T = -10^{\circ}\text{C}$ (ATC)


Grade A
(23 modules)



Grade B
(9 modules)




Grade C
(1 modules)




Defective bump-bonds $T = -10^{\circ}\text{C}$ (BTC)

Overlay of all fully tested modules at $T = -10^{\circ}\text{C}$ (BTC)


Grade A
(25 modules)



Grade B
(7 modules)




Grade C
(1 modules)



Current at 150 V


Current at 150 V (in μA) at $T = 17^\circ\text{C}$ and $T = -10^\circ\text{C}$

I150V at $T = -10^\circ\text{C}$ (ATC)



recalculated

I150V at $T = 17^\circ\text{C}$ (ATC)




measured


Slope of IV-Curve

Slope of IV-Curve at $T = 17^{\circ}\text{C}$ and $T = -10^{\circ}\text{C}$

IVslope at $T = 17^{\circ}\text{C}$ (ATC)







IVslope at $T = -10^{\circ}\text{C}$ (ATC)




Current recalculation to $T = 17^{\circ}\text{C}$

Cross check of recalculated values with measured values




Noise

MeanNoise of chips



Relative Gain Width


RelativeGainWidth of chips



Rel. Gain Width in %

Pedestal Spread


PedestalSpread of chips



Pedestal Spread in e^-

Vcal Threshold Width



VcalThresholdWidth of chips



Vcal Thr. Width in e^-

Operational parameters I


Mean DACs I




Operational parameters II

Mean DACs II

Mean VthrComp (average of chips)



Mean Vtrim (average of chips)




Operational parameters III

Mean DACs III


Mean Ibias_DAC (average of chips)

T = 17° C (ATC)
 T = -10° C (ATC)
 T = -10° C (BTC)




Mean VoffsetOp (average of chips)

T = 17° C (ATC)
 T = -10° C (ATC)
 T = -10° C (BTC)




Operational parameters at $T = +17^{\circ}\text{C}$ (ATC)


DAC distribution (of chips)

DACs at $T = 17^{\circ}\text{C}$ (ATC)


VthrComp




Modules: M0752 ... M0426




Ibias_DAC



Vtrim




VoffsetOp




Operational parameters at $T = -10^{\circ}\text{C}$ (ATC)


DAC distribution (of chips)

DACs at $T = -10^{\circ}\text{C}$ (ATC)


VthrComp




Modules: M0752 ... M0426




Ibias_DAC



Vtrim




VoffsetOp




Operational parameters at $T = +17^{\circ}\text{C}$ (BTC)


DAC distribution (of chips)

DACs at $T = -10^{\circ}\text{C}$ (BTC)


VthrComp




Modules: M0752 ... M0426



Ibias_DAC



Vtrim



VoffsetOp

